LEVER. A logic extraction and verification program for MOS circuits

被引：0
|
作者：
Wang, P.-H.P.
McNamee, L.
机构：
来源：
Proceedings of the ISMM International Symposium Computer Applications in Design, Simulation and Analysis | 1991年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] How to Use Temporal Logic in Combinational Circuits Verification with SMV
    Kotmanova, Daniela
    INFORMATICS 2013: PROCEEDINGS OF THE TWELFTH INTERNATIONAL CONFERENCE ON INFORMATICS, 2013, : 83 - 87
  • [32] Identify equivalent signal lines for logic verification of combinational circuits
    Pan, Zhongliang
    Chen, Ling
    INFORMATION TECHNOLOGY AND INDUSTRIAL ENGINEERING, VOLS 1 & 2, 2014, : 313 - 320
  • [33] AUTOMATIC VERIFICATION OF SEQUENTIAL-CIRCUITS USING TEMPORAL LOGIC
    BROWNE, MC
    CLARKE, EM
    DILL, DL
    MISHRA, B
    IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (12) : 1035 - 1044
  • [34] TIMING VERIFICATION OF LOGIC-CIRCUITS WITH COMBINED DELAY MODEL
    KIMURA, S
    KASHIMA, S
    HANEDA, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1992, E75A (10) : 1230 - 1238
  • [35] An Equivalence Verification Methodology for Asynchronous Sleep Convention Logic Circuits
    Hossain, Mousam
    Sakib, Ashiq A.
    Srinivasan, Sudarshan K.
    Smith, Scott C.
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [36] AUTOMATIC VERIFICATION OF SEQUENTIAL CIRCUITS USING TEMPORAL LOGIC.
    Browne, Michael C.
    Clarke, Edmund M.
    Dill, David L.
    Mishra, Bud
    1600, (C-35):
  • [37] VERITY - A FORMAL VERIFICATION PROGRAM FOR CUSTOM CMOS CIRCUITS
    KUEHLMANN, A
    SRINIVASAN, A
    LAPOTIN, DP
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 149 - 165
  • [38] METAL-OXIDE-SEMICONDUCTOR (MOS) INTEGRATED CIRCUITS .2. SIMPLE LOGIC CIRCUITS
    REYNOLDS, FH
    MORTON, WD
    POST OFFICE ELECTRICAL ENGINEERS JOURNAL, 1970, 63 : 105 - &
  • [39] Efficient Verification Against Undesired Operating Points for MOS Analog Circuits
    Li, You
    Liu, Zhiqiang
    Chen, Degang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (08) : 2134 - 2145
  • [40] FAULT MODELING AND LOGIC SIMULATION OF CMOS AND MOS INTEGRATED-CIRCUITS
    WADSACK, RL
    BELL SYSTEM TECHNICAL JOURNAL, 1978, 57 (05): : 1449 - 1474
12345