Low power dual-port CMOS SRAM macro design

被引：0
|
作者：
Microelectronics Center, Sch. of Elec. and Electron. Eng., Nanyang Technological University, Singapore 639798, Singapore [1 ]
机构：
来源：
Electron Lett | / 15卷 / 1354-1356期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] DUAL-PORT DRAM ACCELERATES WINDOWS
    BURSKY, D
    ELECTRONIC DESIGN, 1993, 41 (22) : 43 - &
  • [42] Demonstration of 5T SRAM and 6T dual-port RAM cell arrays
    Tran, H
    1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, 1996, : 68 - 69
  • [43] Ultra-low Power 12T Dual Port SRAM for Hardware Accelerators
    Wang, Bo
    Zhou, Lun
    Kim, Tony T.
    2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 274 - 275
  • [44] The Research of Efficient Dual-Port SRAM Data Exchange without Waiting with FIFO-Based Cache
    Qianqian, Alfred Ji
    Zhao Ping
    Cheng Sen
    Tan Jingjing
    Wei Xu
    Wei Yong
    WEB INFORMATION SYSTEMS AND MINING, 2010, 6318 : 312 - +
  • [45] DUAL-PORT RAM CONNECTS MICROPROCESSORS
    COSOROABA, AB
    EDN, 1992, 37 (08) : 148 - 148
  • [46] A Low-Voltage 6T Dual-Port Configured SRAM with Wordline Boost in 28 nm FD-SOI
    Nouripayam, Masoud
    Rodrigues, Joachim
    Luo, Xiao
    Johansson, Tom
    Mohammadi, Babak
    ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 459 - 462
  • [47] Design and optimization of a dual-port Helmholtz transducer for crosswell seismic survey
    Zhu, Chenhui
    Zhou, Yinqiu
    Dai, Yuyu
    Zhao, Jiaheng
    Zhang, Xiumei
    SENSORS AND ACTUATORS A-PHYSICAL, 2024, 375
  • [48] Dual-port memory with reconfigurable structure
    Antchev, G
    Gigi, D
    PROCEEDINGS OF THE FIFTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS, 1999, : 348 - 351
  • [49] Design of Dual-Band Dual-Port MIMO Antenna for LTE and WIMAX Applications
    Wang, Chaoyi
    Liu, Peng
    Wang, Peng
    Zhang, Yalong
    Gao, Peng
    2018 11TH INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE AND DESIGN (ISCID), VOL 1, 2018, : 21 - 24
  • [50] AN ULTRA LOW POWER FAULT TOLERANT SRAM DESIGN IN 90NM CMOS
    Wang, Kuande
    Chen, Li
    Yang, Jinsheng
    2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 387 - 390
12345