Connected component labeling for binary images on a reconfigurable mesh architecture

被引:0
|
作者
机构
来源
J Syst Archit | / 4卷 / 309期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [21] A fast and memory-efficient two-pass connected-component labeling algorithm for binary images
    Bataineh, Bilal
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2019, 27 (02) : 1243 - 1259
  • [22] An efficient run-based connected-component labeling algorithm for three-dimensional binary images
    He, Lifeng
    Chao, Yuyan
    Suzuki, Kenji
    Tang, Wei
    Shi, Zhenghao
    Nakamura, Tsuyoshi
    INTERNATIONAL CONFERENCE ON IMAGE PROCESSING AND PATTERN RECOGNITION IN INDUSTRIAL ENGINEERING, 2010, 7820
  • [23] A Parallel Connected Component Labeling Architecture for Heterogeneous Systems-on-Chip
    Perri, Stefania
    Spagnolo, Fanny
    Corsonello, Pasquale
    ELECTRONICS, 2020, 9 (02)
  • [24] THETA-(1) ALGORITHM FOR IMAGE COMPONENT LABELING IN A MESH CONNECTED COMPUTER
    ELMESBAHI, J
    IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS, 1991, 21 (02): : 427 - 433
  • [25] Parallel execution of a connected component labeling operation on a linear array architecture
    Wang, KB
    Chia, TL
    Chen, Z
    Lou, DC
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2003, 19 (02) : 353 - 370
  • [26] A Connected Component Labeling Algorithm for Grayscale Images and Application of the Algorithm on Mammograms
    Yapa, Roshan Dharshana
    Koichi, Harada
    APPLIED COMPUTING 2007, VOL 1 AND 2, 2007, : 146 - 152
  • [27] A simulator for the reconfigurable mesh architecture
    Steckel, C
    Middendorf, M
    ElGindy, H
    Schmeck, H
    PARALLEL AND DISTRIBUTED PROCESSING, 1998, 1388 : 99 - 104
  • [28] Component labeling for k-concave binary images using an FPGA
    Ito, Yasuaki
    Nakano, Koji
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 111 - 118
  • [29] A FAST ALGORITHM FOR IMAGE COMPONENT LABELING WITH LOCAL OPERATORS ON MESH-CONNECTED COMPUTERS
    SHI, HC
    RITTER, GX
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1994, 23 (03) : 455 - 461
  • [30] A Memory-Efficient Hardware Architecture for Connected Component Labeling in Embedded System
    Zhao, Chen
    Gao, Wu
    Nie, Feiping
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2020, 30 (09) : 3238 - 3252