Compact CMOS circuit for outlier removal

被引:0
|
作者
Univ of Kentucky, Lexington, United States [1 ]
机构
来源
Electron Lett | / 11卷 / 991-992期
关键词
Calculations - Chemical sensors - Electric currents - Integrated circuit layout - Interfaces (computer) - Microelectronics - Problem solving - VLSI circuits;
D O I
暂无
中图分类号
学科分类号
摘要
A CMOS chip that averages an array of analogue inputs and removes outlying inputs from the calculation of the output is presented. Implemented in analogue VLSI, these circuits perform the outlier-based averaging massively in parallel, while using only 13 transistors per analogue input in the array. This technique allows the preprocessing of massive arrays of analogue inputs, commonly found in sensing applications, on the input plane itself, thereby reducing the communication bottleneck at the chip I/O interface.
引用
收藏
相关论文
共 50 条
  • [21] A compact and low-power CMOS circuit for fully integrated NEMS resonators
    Arcamone, Julien
    Misischi, Bertrand
    Serra-Graells, Francisco
    van den Boogaart, Marc A. F.
    Brugger, Juergen
    Torres, Francesc
    Abadal, Gabriel
    Barniol, Nuria
    Perez-Murano, Francesc
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (05) : 377 - 381
  • [22] A compact CMOS current-mode analog multi-functions circuit
    Eyas S. Al-Suhaibani
    Munir A. Al-Absi
    Analog Integrated Circuits and Signal Processing, 2015, 84 : 471 - 477
  • [23] Validation and parameter extraction of a compact equivalent circuit model for an RF CMOS transistor
    Junaid Ahmed Uqaili
    Rabnawaz Sarmad Uqaili
    Saleemullah Memon
    Kamlesh Kumar Soothar
    Kamran Ali Memon
    Muhammad Furqan Haider
    Journal of Computational Electronics, 2020, 19 : 1471 - 1477
  • [24] A compact CMOS current-mode analog multi-functions circuit
    Al-Suhaibani, Eyas S.
    Al-Absi, Munir A.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 84 (03) : 471 - 477
  • [25] Compact Process and Layout Aware Model for Variability Optimization of Circuit in Nanoscale CMOS
    Kim, Yo-Han
    Jeon, Jong-Wook
    Jang, Yong-Un
    Park, Yong-Hee
    Yang, Gi-Young
    Park, Young-Kwan
    Yoo, Moon-Hyun
    Chung, Chil-Hee
    SISPAD 2010 - 15TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2010, : 141 - 144
  • [26] Validation and parameter extraction of a compact equivalent circuit model for an RF CMOS transistor
    Uqaili, Junaid Ahmed
    Uqaili, Rabnawaz Sarmad
    Memon, Saleemullah
    Soothar, Kamlesh Kumar
    Memon, Kamran Ali
    Haider, Muhammad Furqan
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (04) : 1471 - 1477
  • [27] Compact Modeling and simulation of circuit reliability for 65-nm CMOS technology
    Wang, Wenping
    Reddy, Vijay
    Krishnan, Anand T.
    Vattikonda, Rakesh
    Krishnan, Srikanth
    Cao, Yu
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2007, 7 (04) : 509 - 517
  • [28] Design of synthetic quasi-TEM transmission line for CMOS compact integrated circuit
    Chiang, Meng-Ju
    Wu, Hsien-Shun
    Tzuang, Ching-Kuang C.
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2007, 55 (12) : 2512 - 2520
  • [29] A process/physics-based compact model for nonclassical CMOS device and circuit design
    Fossum, JG
    Ge, L
    Chiang, MH
    Trivedi, VP
    Chowdhury, MM
    Mathew, L
    Workman, GO
    Nguyen, BY
    SOLID-STATE ELECTRONICS, 2004, 48 (06) : 919 - 926
  • [30] Defect-Based Compact Model for Circuit Reliability Simulation in Advanced CMOS Technologies
    Esqueda, I. S.
    Barnaby, H. J.
    2013 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT (IRW), 2013, : 45 - 49