Compact CMOS circuit for outlier removal

被引：0
|
作者：
Univ of Kentucky, Lexington, United States [1 ]
机构：
来源：
Electron Lett | / 11卷 / 991-992期
关键词：
Calculations - Chemical sensors - Electric currents - Integrated circuit layout - Interfaces (computer) - Microelectronics - Problem solving - VLSI circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A CMOS chip that averages an array of analogue inputs and removes outlying inputs from the calculation of the output is presented. Implemented in analogue VLSI, these circuits perform the outlier-based averaging massively in parallel, while using only 13 transistors per analogue input in the array. This technique allows the preprocessing of massive arrays of analogue inputs, commonly found in sensing applications, on the input plane itself, thereby reducing the communication bottleneck at the chip I/O interface.
引用
收藏
相关论文
共 50 条
  • [1] Compact CMOS circuit for outlier removal
    Wilson, DM
    ELECTRONICS LETTERS, 1996, 32 (11) : 991 - 992
  • [2] CMOS outlier rejection circuit
    Vlassis, S
    Siskos, S
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 729 - 732
  • [3] CMOS outlier rejection circuit
    Vlassis, S
    Siskos, S
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2001, 48 (07) : 910 - 914
  • [4] Compact modeling of noise for RF CMOS circuit design
    Scholten, AJ
    Tiemeijer, LF
    van Langevelde, R
    Havens, RJ
    Zegers-van Duijnhoven, ATA
    de Kort, R
    Venezia, VC
    Klaassen, DBM
    NOISE IN DEVICES AND CIRCUITS, 2003, 5113 : 93 - 104
  • [5] A Compact CMOS Memristor Emulator Circuit and its Applications
    Saxena, Vishal
    2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 190 - 193
  • [6] CMOS Characterization and Compact Modelling for Circuit Reliability Simulation
    Diaz-Fortuny, Javier
    Martin-Martinez, Javier
    Rodriguez, Rosana
    Nafria, Montserrat
    Castro-Lopez, Rafael
    Roca, Elisenda
    Fernandez, Francisco, V
    2018 IEEE 24TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2018), 2018, : 139 - 142
  • [7] Compact modelling of noise for RF CMOS circuit design
    Scholten, AJ
    Tiemeijer, LF
    van Langevelde, R
    Havens, RJ
    Zegers-van Duijnhoven, ATA
    de Kort, R
    Klaassen, DBM
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2004, 151 (02): : 167 - 174
  • [8] Compact MOS modelling for RF CMOS circuit simulation
    Scholten, AJ
    van Langevelde, R
    Tiemeijer, LF
    Havens, RJ
    Klaassen, DBM
    SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2001, 2001, : 194 - 201
  • [9] A fast compact CMOS feedforward automatic gain control circuit
    Alegre, J. P.
    Calvo, B.
    Celma, S.
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1504 - 1507
  • [10] Compact CMOS analog readout circuit for photon counting applications
    Panina, Ekaterina
    Pancheri, Lucio
    Dalla Betta, Gian-Franco
    Gasparini, Leonardo
    Stoppa, David
    PHOTON COUNTING APPLICATIONS IV; AND QUANTUM OPTICS AND QUANTUM INFORMATION TRANSFER AND PROCESSING, 2013, 8773
12345