HOT-CARRIER RELIABILITY OF TRENCH TRANSISTOR.

被引:0
|
作者
Aur, Shian [1 ]
Yang, Ping [1 ]
机构
[1] Texas Instruments Inc, Dallas, TX,, USA, Texas Instruments Inc, Dallas, TX, USA
关键词
INTEGRATED CIRCUITS; VLSI; -; Design; OXIDES;
D O I
暂无
中图分类号
学科分类号
摘要
To compare the hot-carrier reliability, trench and planar transistors were stressed at the same peak substrate current, 10 mu A/ mu m. The initial number of surface states for the trench transistor (5. 2 multiplied by 10 **1**0/cm**2) is higher than that of the planar transistor (2. 5 multiplied by 10**1**0/cm**2). However, it is found after 5000-s**2 stress that both trench transistor and planar transistor had surface state densities of 6. 5 multiplied by **1**0/cm**2. Also the channel current degradation of trench transistor (1%) is much less than that of planar transistor (12%). To make sure the asymmetric junction depths do not contribute this effect, stress testing was performed both in forward and reverse mode. The results are similar, indicating that junction depth difference is not the reason. This indicates that trench oxide is more hot-carrier resistant than planar oxide. This results because trench oxide is grown under compressive stress. Thus, the higher-stressed oxide at the bottom should be more degradation-resistant. This is supported by observation. The oxide quality appears to be higher at the bottom. Experiments are under way to compare oxides grown under compressive stress and tensile stress.
引用
收藏
相关论文
共 50 条
  • [31] Hot-Carrier Effects on Power RF LDMOS Device Reliability
    Belaid, M. A.
    Ketata, K.
    14TH INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATION OF ICS AND SYSTEMS, 2008, : 123 - 127
  • [32] Application of hot-carrier reliability simulation to memory and ASIC design
    Lee, PM
    Sato, H
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 1112 - 1117
  • [33] BIPOLAR-TRANSISTOR DEGRADATION UNDER DYNAMIC HOT-CARRIER STRESS
    HORIUCHI, T
    BURNETT, JD
    HU, CM
    SOLID-STATE ELECTRONICS, 1995, 38 (04) : 787 - 789
  • [34] Impacts of NBTI and hot-carrier stress on silicon nanowire transistor characteristics
    Das, Sanghamitra
    Dey, Suprava
    Dash, Taraprasanna
    Mohapatra, Eleena
    Jena, Jhansirani
    Maiti, Chinmay Kumar
    NANOMATERIALS AND ENERGY, 2019, 8 (02) : 151 - 158
  • [35] Hot-carrier reliability of NLDEMOS in 0.13μm SOICMOS technology
    Lacenal, D.
    Rey-Tauriac, Y.
    Boissonnet, L.
    Reynard, B.
    Bravaix, A.
    IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 80 - +
  • [36] Design in hot-carrier reliability for high performance logic applications
    Fang, P
    Tao, J
    Chen, JF
    Hu, CM
    IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 525 - 531
  • [37] Effect of NDD Dosage on Hot-Carrier Reliability in DMOS Transistors
    Chen, Jone F.
    Tian, Kuen-Shiuan
    Chen, Shiang-Yu
    Wu, Kuo-Ming
    Liu, C. M.
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 226 - +
  • [38] Hot-carrier reliability in deep-submicrometer LATID NMOSFETs
    Rafí, JM
    Campabadal, F
    MICROELECTRONICS RELIABILITY, 2000, 40 (4-5) : 743 - 746
  • [39] PERFORMANCE AND HOT-CARRIER RELIABILITY OF DEEP-SUBMICROMETER CMOS
    CHAN, TY
    GAW, H
    1989 INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 1989, : 71 - 74
  • [40] HOT-CARRIER MAGNETORESISTANCE
    NAG, BR
    PARIA, H
    PHYSICAL REVIEW, 1966, 150 (02): : 632 - &