共 50 条
- [41] Compact signed-digit adder using multiple-valued logic SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1997, : 96 - 113
- [42] DECOMPOSITION OF LOGIC-NETWORKS WITH EMPHASIS ON SIGNED-DIGIT ARITHMETIC SYSTEMS IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1994, 141 (04): : 307 - 314
- [43] Signed-digit CMOS (SD-CMOS) logic circuits with dynamic operation 35TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2005, : 144 - 151
- [45] Recoding algorithms for the modified signed-digit numbers for parallel digital computing Comput Electr Eng, 5 (279-294):
- [46] One-step optical negabinary and modified signed-digit adder OPTICS AND LASER TECHNOLOGY, 1998, 30 (3-4): : 193 - 198
- [47] CONDITIONAL SYMBOLIC MODIFIED SIGNED-DIGIT ARITHMETIC USING OPTICAL CONTENT-ADDRESSABLE MEMORY LOGIC ELEMENTS APPLIED OPTICS, 1987, 26 (12): : 2328 - 2333
- [48] DIGITAL OPTICAL MODIFIED SIGNED-DIGIT ARITHMETIC BASED ON SYMBOLIC SUBSTITUTION AND ITS ENCODING SCHEME PROCEEDINGS : THE TWENTY-FIRST SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 1989, : 252 - 256
- [50] Semiconductor Optical Amplifier-Based All-optical Modified Signed-digit Adder 2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 272 - +