LOW COST HIERARCHICAL SYSTEM FOR VLSI LAYOUT AND VERIFICATION.

被引：0
|
作者：
Edmondson, Tom H.
Jennings, Richard M.
机构：
来源：
Proceedings - Design Automation Conference | 1981年
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Integrated circuits
引用
收藏
页码：505 / 510
相关论文
共 50 条
  • [31] A Relative-Change-Based Hierarchical Taxonomy for Cantilever-Snap Assembly Verification.
    Rojas, J.
    Harada, K.
    Onda, H.
    Yamanobe, N.
    Yoshida, E.
    Nagata, K.
    Kawai, Y.
    2012 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS (IROS), 2012, : 356 - 363
  • [32] Hierarchical extraction and verification of symmetry constraints for analog layout automation
    Bhattacharya, S
    Jangkrajarng, N
    Hartono, R
    Shi, CJR
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 400 - 405
  • [33] Speeding up VLSI layout verification using fuzzy attributed graphs approach
    Zhang, Nian
    Wunsch, Donald C., II
    IEEE TRANSACTIONS ON FUZZY SYSTEMS, 2006, 14 (06) : 728 - 737
  • [34] Hierarchical "top-down" and "bottom-up" framework for regulatory network elucidation and verification.
    Maranas, CD
    Dasika, MS
    Gupta, A
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2005, 229 : U195 - U195
  • [35] Hierarchical structuring of layout problems in an interactive evolutionary layout system
    Koenig, Reinhard
    Schneider, Sven
    AI EDAM-ARTIFICIAL INTELLIGENCE FOR ENGINEERING DESIGN ANALYSIS AND MANUFACTURING, 2012, 26 (02): : 129 - 142
  • [36] MIXS: A MIXED LEVEL SIMULATOR FOR LARGE DIGITAL SYSTEM LOGIC VERIFICATION.
    Sasaki, Tohru
    Yamada, Akihiko
    Kato, Shunichi
    Nakazawa, Terufumi
    Tomita, Kyoji
    Nomizu, Nobuyoshi
    Jahrbuch der Schiffbautechnischen Gesellschaft, 1980, : 626 - 633
  • [37] Low cost sorting circuit for VLSI
    Blair, GM
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1996, 43 (06): : 515 - 516
  • [38] HIERARCHICAL TIMING VERIFICATION SYSTEM
    REDDI, R
    CHEN, C
    COMPUTER-AIDED DESIGN, 1986, 18 (09) : 467 - 471
  • [39] Verification system interface for VLSI combinational circuits
    El-Licy, FA
    Abdel-Aty-Zohdy, HS
    1998 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, 1999, : 408 - 411
  • [40] A low-cost Multi-Fingervein Verification System
    Raghavendra, R.
    Venkatesh, Sushma
    Raja, Kiran
    Busch, Christoph
    2018 IEEE INTERNATIONAL CONFERENCE ON IMAGING SYSTEMS AND TECHNIQUES (IST), 2018, : 148 - 153
12345