Performance analysis of multi-stage interconnection networks with deterministic service times

被引：0
|
作者：
Reijns, G.L. [1 ]
Van Gemund, A.J.C. [1 ]
Gautama, H. [1 ]
机构：
[1] Faculty of Info. Technol. and Syst., Delft University of Technology, P O B 5031, NL-2600GA Delft, Netherlands
来源：
Parallel Processing Letters | 2001年 / 11卷 / 01期
关键词：
D O I：
10.1142/s0129626401000464
中图分类号：
学科分类号：
摘要：
14
引用
收藏
页码：109 / 123
相关论文
共 50 条
  • [1] New layouts for multi-stage interconnection networks
    Cahit, I
    Adalier, A
    NETWORKING - ICN 2005, PT 1, 2005, 3420 : 842 - 848
  • [2] Comparative evaluation of hypermesh and multi-stage interconnection networks
    OuldKhaoua, M
    Mackenzie, LM
    Sotudeh, R
    COMPUTER JOURNAL, 1996, 39 (03): : 232 - 240
  • [3] On a Stable Matching Problem of Hybrid Multi-stage Interconnection Networks
    Nitin, Nitin
    Verma, Ruchi
    2009 THIRD ASIA INTERNATIONAL CONFERENCE ON MODELLING & SIMULATION, VOLS 1 AND 2, 2009, : 590 - 595
  • [4] Performance evaluation of generic multi-stage interconnection networks with blocking and back-pressure mechanism
    Mohammad Amiri-Zarandi
    Farshad Safaei
    Milad Roozikhar
    The Journal of Supercomputing, 2015, 71 : 1038 - 1066
  • [5] Performance evaluation of generic multi-stage interconnection networks with blocking and back-pressure mechanism
    Amiri-Zarandi, Mohammad
    Safaei, Farshad
    Roozikhar, Milad
    JOURNAL OF SUPERCOMPUTING, 2015, 71 (03): : 1038 - 1066
  • [6] PERFORMANCE ANALYSIS OF MESH INTERCONNECTION NETWORKS WITH DETERMINISTIC ROUTING
    ADVE, VS
    VERNON, MK
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1994, 5 (03) : 225 - 246
  • [7] PERFORMANCE ANALYSIS OF SINGLE STAGE INTERCONNECTION NETWORKS
    BURKE, JR
    CHEN, CH
    LEE, TY
    AGRAWAL, DP
    VLSI AND COMPUTER PERIPHERALS: VLSI AND MICROELECTRONIC APPLICATIONS IN INTELLIGENT PERIPHERALS AND THEIR INTERCONNECTION NETWORKS, 1989, : D85 - D87
  • [8] PERFORMANCE ANALYSIS OF SINGLE STAGE INTERCONNECTION NETWORKS
    BURKE, JR
    CHEN, CH
    LEE, TY
    AGRAWAL, DP
    IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (03) : 357 - 365
  • [9] Delta Multi-Stage Interconnection Networks for Scalable Wireless On-Chip Communication
    Mnejja, Sirine
    Aydi, Yassine
    Abid, Mohamed
    Monteleone, Salvatore
    Catania, Vincenzo
    Palesi, Maurizio
    Patti, Davide
    ELECTRONICS, 2020, 9 (06) : 1 - 19
  • [10] 3-Disjoint Paths Fault-Tolerant Multi-stage Interconnection Networks
    Rastogi, Ravi
    Verma, Rohit
    Nitin
    Chauhan, Durg Singh
    ADVANCES IN COMPUTING AND COMMUNICATIONS, PT I, 2011, 190 : 21 - +
12345