PERFORMANCE ANALYSIS OF SINGLE STAGE INTERCONNECTION NETWORKS

被引：3
|
作者：
BURKE, JR [1 ]
CHEN, CH [1 ]
LEE, TY [1 ]
AGRAWAL, DP [1 ]
机构：
[1] N CAROLINA STATE UNIV,DEPT ELECT & COMP ENGN,COMP SCI LAB,RALEIGH,NC 27695
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1991年 / 40卷 / 03期
关键词：
ANALYTICAL MODEL; DYNAMIC AVERAGE PATHLENGTH; INTERCONNECTION NETWORKS; QUEUING; SIMULATION; SINGLE STAGE NETWORKS; SWITCH CONFLICT RESOLUTION STRATEGIES;
D O I：
10.1109/12.76415
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A single stage interconnection network (SSIN) consists of only one stage of switches and recirculation through processors is used to provide the desired source-destination permutations. This correspondence introduces an analytical probability model for SSIN's using 2 x 2 switches and compares it to simulation results. Four SSIN's with different network sizes, loading, and routing strategies are considered. Two possible cases of processors with and without buffers and three different routing strategies have been applied in resolving conflicts. The analytical model is seen to be in close agreement with the simulation results while it provides at least an order of magnitude reduction in CPU time.
引用
收藏
页码：357 / 365
页数：9
相关论文
共 50 条
  • [1] PERFORMANCE ANALYSIS OF SINGLE STAGE INTERCONNECTION NETWORKS
    BURKE, JR
    CHEN, CH
    LEE, TY
    AGRAWAL, DP
    VLSI AND COMPUTER PERIPHERALS: VLSI AND MICROELECTRONIC APPLICATIONS IN INTELLIGENT PERIPHERALS AND THEIR INTERCONNECTION NETWORKS, 1989, : D85 - D87
  • [2] PERFORMANCE ANALYSIS OF SINGLE-BUFFERED MULTISTAGE INTERCONNECTION NETWORKS
    HSIAO, SH
    CHEN, CYR
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1994, 42 (09) : 2722 - 2729
  • [3] Performance analysis of multi-stage interconnection networks with deterministic service times
    Reijns, G.L.
    Van Gemund, A.J.C.
    Gautama, H.
    Parallel Processing Letters, 2001, 11 (01) : 109 - 123
  • [4] FAULT-TOLERANT SINGLE-STAGE INTERCONNECTION NETWORKS
    HUANG, CF
    CHEN, WT
    IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (05) : 637 - 640
  • [5] Performance analysis of interconnection networks with partial buses
    Wang, Hujun
    Nanjing Li Gong Daxue Xuebao/Journal of Nanjing University of Science and Technology, 1996, 20 (01):
  • [6] INTERCONNECTION NETWORKS - PHYSICAL DESIGN AND PERFORMANCE ANALYSIS
    FRANKLIN, MA
    DHAR, S
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1986, 3 (03) : 352 - 372
  • [7] Performance analysis of pipelined multistage interconnection networks
    Venkatesan, R.
    El-Sayed, Yaser
    Thuppal, Rajagopalan
    Sivakumar, H.
    Informatica (Ljubljana), 1999, 23 (03): : 347 - 357
  • [8] FAULT-TOLERANT SINGLE-STAGE INTERCONNECTION NETWORKS.
    Huang, Chun-Fu
    Chen, Wen-Tsuen
    IEEE Transactions on Computers, 1987, C-36 (05) : 637 - 640
  • [9] PERFORMANCE AND RELIABILITY ANALYSIS OF IRREGULAR MULTISTAGE INTERCONNECTION NETWORKS
    Kaur, Rupinder
    Bansal, R. K.
    Bansal, Savina
    2015 1ST INTERNATIONAL CONFERENCE ON NEXT GENERATION COMPUTING TECHNOLOGIES (NGCT), 2015, : 280 - 284
  • [10] Design and analysis of high performance multistage interconnection networks
    Bhogavilli, SK
    AbuAmara, H
    IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (01) : 110 - 117
12345