Throughput analysis for input-buffered ATM switches with multiple FIFO queues per input port

被引:0
|
作者
Department of Electronic Engineering, City University of Hong Kong, Tat Chee Avenue, Kowloon Tong, Hong Kong [1 ]
机构
来源
Electron Lett | / 19卷 / 1604-1606期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [1] Throughput analysis for input-buffered ATM switches with multiple FIFO queues per input port
    Yeung, KL
    Hai, S
    ELECTRONICS LETTERS, 1997, 33 (19) : 1604 - 1606
  • [2] Throughput analysis of input-buffered ATM switch
    Makhamreh, II
    IEE PROCEEDINGS-COMMUNICATIONS, 1998, 145 (01): : 15 - 18
  • [3] ATM input-buffered switches with the guaranteed-rate property
    Hung, A
    Kesidis, G
    McKeown, N
    THIRD IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, 1998, : 331 - 335
  • [4] Analysis of nonblocking ATM switches with multiple input queues
    Nong, G
    Muppala, JK
    Hamdi, M
    IEEE-ACM TRANSACTIONS ON NETWORKING, 1999, 7 (01) : 60 - 74
  • [5] Throughput analysis for multicast switches with multiple input queues
    Song, M
    Zhu, W
    IEEE COMMUNICATIONS LETTERS, 2004, 8 (07) : 479 - 481
  • [6] Generalization of the Pollaczek-Khinchin formula for throughput analysis of input-buffered switches
    Chang, CS
    Lee, DS
    Yu, CL
    IEEE INFOCOM 2005: THE CONFERENCE ON COMPUTER COMMUNICATIONS, VOLS 1-4, PROCEEDINGS, 2005, : 960 - 970
  • [7] Matrix Unit Cell Scheduler (MUCS) for Input-Buffered ATM Switches
    Duan, Haoran
    Lockwood, John W.
    Kang, Sung Mo
    IEEE COMMUNICATIONS LETTERS, 1998, 2 (01) : 20 - 23
  • [8] Performance comparison of high-speed input-buffered ATM switches
    Kim, HY
    Ahmad, A
    Oh, CW
    Kim, K
    IEEE ATM '97 WORKSHOP, PROCEEDINGS, 1997, : 505 - 513
  • [9] iiQueue, a QoS-oriented queue module for input-buffered ATM switches
    Kang, SM
    Duan, H
    Lockwood, JW
    Will, JD
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2144 - 2147
  • [10] Discrete-time queueing models with feedback for input-buffered ATM switches
    Laevens, K
    Bruneel, H
    PERFORMANCE EVALUATION, 1996, 27-8 : 71 - 87