SIGNAL DELAY CALCULATION FOR INTEGRATED CMOS CIRCUITS.

被引：0

作者：

Huss, Sorin A. ^{[1
]}

Gerbershagen, Martin ^{[1
]}

机构：

[1] AEG Aktiengesellschaft, Ulm, West Ger, AEG Aktiengesellschaft, Ulm, West Ger

来源：

AEU. Archiv fur Elektronik und Ubertragungstechnik | 1987年 / 41卷 / 04期

关键词：

ELECTRONIC CIRCUITS; DELAY TYPE;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

This paper presents a new approach to the calculation of signal delays for integrated CMOS circuits. The approach is based on a functional characterization of basic cells with respect to their delay properties. Output load, signal waveforms and operating conditions are considered for the delay calculation at gate level. The impact of the physical layout on the dynamic performance of the circuit is derived from a RC representation of the routing paths. The accuracy and efficiency of the approach is shown by comparing its predicted timing results to measured data for a gate array application.

引用

页码：214 / 222

共 50 条

[41] TECHNOLOGICAL EXPERIMENTS FOR INTEGRATED OPTICAL CIRCUITS.
Kersten, R.
Rauscher, W.
1600, (02):
[42] Planarization technology for Josephson integrated circuits.
Nagasawa, S.
Tsuge, H.
Wada, Y.
Electron device letters, 1988, 9 (08): : 414 - 416
[43] AMORPHOUS SILICON LOGIC INTEGRATED CIRCUITS.
Boehm, M.
Salamon, S.
Kiss, Z.
Applied physics. A, Solids and surfaces, 1988, A45 (01): : 53 - 61
[44] PLANAR MULTIPORT MILLIMETER INTEGRATED CIRCUITS.
Meier, Paul J.
1977, : 385 - 388
[45] A CMOS stress sensor chip with integrated signal processing circuits
Yang, Shujie
Wu, Dong
Wang, Zheyao
Li, Xiaoming
2015 IEEE SENSORS, 2015, : 275 - 278
[46] EXPERIMENTAL FABRICATION OF JOSEPHSON INTEGRATED CIRCUITS.
Yamada, Hajime
Kuroda, Kenichi
Waho, Takao
Ishida, Akira
Transactions of the Institute of Electronics and Communication Engineers of Japan, Section E (English), 1979, E62 (11): : 749 - 753
[47] PLASTIC ENCAPSULATION OF SILICON INTEGRATED CIRCUITS.
Melliar-Smith, C.M.
Matsuoka, S.
Hubbauer, P.
Plastics and Rubber: Materials and Applications, 1980, 5 (02): : 49 - 56
[48] ANALOG BEHAVIOR OF DIGITAL INTEGRATED CIRCUITS.
Glasser, Lance A.
Proceedings - Design Automation Conference, 1981, : 603 - 612
[49] LUMPED ELEMENTS IN MICROWAVE INTEGRATED CIRCUITS.
Caulton, Martin
1974, v : 143 - 202
[50] LATCHUP PATHS IN BIPOLAR INTEGRATED CIRCUITS.
Baze, M.P.
Johnston, A.H.
IEEE Transactions on Nuclear Science, 1986, NS-33 (06)

← 1 2 3 4 5 →