Experimental operation of an RS flip-flop composed of nonlatching Josephson gates

被引：0
|
作者：
Tohoku Univ, Sendai, Japan [1 ]
机构：
来源：
IEEE Trans Appl Supercond | / 2卷 / 90-93期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Two inverters create a versatile SR flip-flop with no NAND/NOR gates
    Pompili, F
    ELECTRONIC DESIGN, 2000, 48 (07) : 153 - 153
  • [22] A novel delayed flip-flop circuit using resonant tunneling logic gates
    Maezawa, K
    Matsuzaki, H
    Akeyoshi, T
    Osaka, J
    Yamamoto, M
    Otsuji, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1998, 37 (2B): : L212 - L213
  • [23] COMPLEMENTARY JOSEPHSON-JUNCTION CIRCUIT - FAST FLIP-FLOP AND LOGIC GATE
    BAECHTOLD, W
    FORSTER, T
    HEUBERGER, W
    MOHR, TO
    ELECTRONICS LETTERS, 1975, 11 (10) : 203 - 204
  • [24] Spin-Dependent Polaritonic Flip-Flop Operation in Semiconductor Microcavity
    Zhang, Wei Li
    Wang, Fen
    Rao, Yun Jiang
    Ma, Rui
    Wu, Xiao Min
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2015, 33 (18) : 3933 - 3937
  • [25] PITCHFORK BIFURCATION AND FLIP-FLOP OPERATION WITH A COUPLED NONLINEAR-SYSTEM
    YU, YH
    PARK, JM
    LIM, TK
    APPLIED OPTICS, 1994, 33 (11): : 2128 - 2133
  • [26] RS FLIP-FLOP LOCKS RC OSCILLATOR TO POWER-LINE FREQUENCY
    CHANDOS, R
    ELECTRONIC DESIGN, 1981, 29 (02) : 138 - 138
  • [27] Universal set of quantum gates for the flip-flop qubit in the presence of 1/f noise
    Ferraro, Elena
    Rei, Davide
    Paris, Matteo
    De Michielis, Marco
    EPJ QUANTUM TECHNOLOGY, 2022, 9 (01)
  • [28] Single-Event-Upset Tolerant RS Flip-Flop with Small Area
    Namba, Kazuteru
    Nakashima, Kengo
    Ito, Hideo
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (12) : 3407 - 3409
  • [29] Flip-flop circuits using dc-biased coupled-SQUID gates
    Mizugaki, Y
    Nakajima, K
    Yamashita, T
    APPLIED SUPERCONDUCTIVITY 1995, VOLS. 1 AND 2: VOL 1: PLENARY TALKS AND HIGH CURRENT APPLICATIONS; VOL 2: SMALL SCALE APPLICATIONS, 1995, 148 : 1713 - 1716
  • [30] Skewed Flip-Flop and Mixed-Vt Gates for Minimizing Leakage in Sequential Circuits
    Seomun, Jun
    Kim, Jae-Hyun
    Shin, Youngsoo
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (11) : 1956 - 1968
12345