Development of three-dimensional integration technology for highly parallel image-processing chip

被引:0
|
作者
Lee, Kang Wook [4 ]
Nakamura, Tomonori [4 ]
Sakuma, Katsuyuki [4 ]
Park, Ki Tae [4 ]
Shimazutsu, Hiroaki [1 ]
Miyakawa, Nobuaki [2 ]
Kim, Ki Yoon [3 ]
Kurino, Hiroyuki [4 ]
Koyanagi, Mitsumasa [4 ]
机构
[1] Research Center, Mitsubishi Heavy Co., Hiroshima 733-8553, Japan
[2] Advanced Technology Center, Fuji Xerox Co., Kanagawa 243-04, Japan
[3] Japan Sci. and Technol. Corp.(CREST), Tokyo 101-0032, Japan
[4] Dept. Mach. Intell. and Syst. Eng., Tohoku University, 01 Aza-Aoba Aramaki, Aoba-ku, Sendai 980-8579, Japan
关键词
Three dimensional integration - Wafer level bonding;
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:2473 / 2477
相关论文
共 50 条
  • [1] Development of three-dimensional integration technology for highly parallel image-processing chip
    Lee, KW
    Nakamura, T
    Sakuma, K
    Park, KT
    Shimazutsu, H
    Miyakawa, N
    Kim, KY
    Kurino, H
    Koyanagi, M
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (4B): : 2473 - 2477
  • [2] New reconfigurable memory architecture for parallel image-processing LSI with three-dimensional structure
    Kodama, Shigeo
    Amano, Daijirou
    Sugimura, Takeaki
    Fukushima, Takafumi
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2774 - 2778
  • [3] Image-processing chain for a three-dimensional reconstruction of basal cell carcinomas
    Scheibe, Patrick
    Braumann, Ulf-Dietrich
    Kuska, Jens-Peer
    Loeffler, Markus
    Simon, Jan C.
    Paasch, Uwe
    Wetzig, Tino
    EXPERIMENTAL DERMATOLOGY, 2010, 19 (07) : 689 - 691
  • [4] PARALLEL IMAGE-PROCESSING
    STAMOPOULOS, CD
    IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (04) : 424 - 433
  • [5] Deep-trench etching for chip-to-chip three-dimensional integration technology
    Kikuchi, Hirokazu
    Yamada, Yusuke
    Kuima, Hitoshi
    Fukushima, Takafumi
    Koyanagi, Mitsumasa
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3024 - 3029
  • [6] Deep-trench etching for chip-to-chip three-dimensional integration technology
    Kikuchi, Hirokazu
    Yamada, Yusuke
    Kijima, Hitoshi
    Fukushima, Takafumi
    Koyanagi, Mitsumasa
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (4 B): : 3024 - 3029
  • [7] Three-dimensional autoradiographic image-processing strategies for the study of brain injury and plasticity
    Ginsberg, MD
    Zhao, WZ
    Back, T
    Belayev, L
    Stagliano, N
    Dietrich, WD
    Prado, R
    BRAIN PLASTICITY, 1997, 73 : 239 - 250
  • [8] Current and future three-dimensional LSI integration technology by "Chip on chip", "Chip on wafer" and "Wafer on wafer"
    Borkohara, Manabu
    Motoyoshi, Makoto
    Kamibayashi, Kazutoshi
    Koyanagi, Mitsumasa
    ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 35 - +
  • [9] Development of a Three-Dimensional Integrated Image Sensor with Pixel-Parallel Signal Processing Architecture
    Hagiwara, Kei
    Goto, Masahide
    Honda, Yuki
    Nanba, Masakazu
    Ohtake, Hiroshi
    Iguchi, Yoshinori
    Saraya, Takuya
    Kobayashi, Masaharu
    Toshiyoshi, Hiroshi
    Higurashi, Eiji
    Hiramoto, Toshiro
    2015 IEEE SENSORS, 2015, : 1905 - 1908
  • [10] Three-dimensional parallel numerical simulation of porous rocks based on CT technology and digital image processing
    Lang Ying-xian
    Liang Zheng-zhao
    Duan Dong
    Cao Zhi-lin
    ROCK AND SOIL MECHANICS, 2019, 40 (03) : 1204 - 1212