DISPLAY PROCESSOR MAPPING RAM.

被引:0
|
作者
Anon
机构
来源
IBM technical disclosure bulletin | 1985年 / 27卷 / 10 B期
关键词
DATA STORAGE; DIGITAL - Random Access;
D O I
暂无
中图分类号
学科分类号
摘要
In data processing a known technique is to use a mapping RAM (random-access memory) to keep a record of changes in a cache so that only changed data needs to be written back to bulk store. This article describes the application of this technique to a display processor where a frame buffer memory stores a direct mapping of a display screen. A block mapping RAM contains a single bit per N bytes of the memory automatically written by a main processor whenever a change is made to the display memory. The display processor continually scans the mapping RAM to detect changes in order to update the buffer memory. Alternatively, the display processor scans the mapping RAM only when a change has been made.
引用
收藏
页码:5954 / 5955
相关论文
共 50 条
  • [21] APPROACH FOR PARALLEL TESTING FOR THE 16K RAM.
    Calhoun, L.M.
    Duegaw, P.L.
    Digest of Papers - Semiconductor Test Symposium, 1979, : 156 - 160
  • [22] HIGHLY SENSITIVE SENSE CIRCUIT FOR SINGLE TRANSISTOR MOS RAM.
    Yano, Takao
    Ohmori, Yasuo
    Takeya, Ken
    Ieda, Nobuaki
    Review of the Electrical Communication Laboratories (Tokyo), 1979, 27 (1-2): : 10 - 17
  • [23] Radiation safety considerations for the disposal of medical waste containing RAM.
    Michel, R
    Zorn, MJ
    HEALTH PHYSICS, 2003, 84 (06): : S229 - S230
  • [24] FULLY OPERATIONAL 1-KBIT HEMT STATIC RAM.
    Kobayashi, Naoki
    Notomi, Seishi
    Suzuki, Masahisa
    Tsuchiya, Takuma
    Nishiuchi, Koichi
    Odani, Kouichiro
    Shibatomi, Akihiro
    Mimura, Takashi
    Abe, Masayuki
    IEEE Transactions on Electron Devices, 1986, ED-33 (05) : 548 - 553
  • [25] CHIP-ENABLE CIRCUIT FOR BATTERY BACKUP CMOS RAM.
    Anon
    IBM technical disclosure bulletin, 1985, 27 (11):
  • [26] DISPLAY OR PROCESSOR
    ADAMS, JR
    PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1981, 301 : 48 - 53
  • [27] LOW POWER 1K multiplied by 8 STATIC RAM.
    Leach, George
    Technology Review, 1979,
  • [28] SYSTEM EFFECTIVE 5-VOLT-ONLY NONVOLATILE STATIC RAM.
    Koch, Bud
    Tchon, Wallace
    Conference Record - Electro, 1980,
  • [29] SYSTEM EFFECTIVE 5-VOLT-ONLY NONVOLATILE STATIC RAM.
    Drori, Joseph
    Koch, Bud
    Tchon, Wallace
    Conference Record - Midcon, 1980,
  • [30] ALPHA-PARTICLE-INDUCED SOFT ERRORS IN HIGH SPEED BIPOLAR RAM.
    Mitsusada, Kazumichi
    Kato, Yukio
    Yamaguchi, Kunihiko
    Inadachi, Masasaki
    1600, (63):