SELF-ALIGNED QUARTER-TO-HALF-MICROMETER BURIED-GATE GaAs JUNCTION FET.

被引：0

作者：

Lo, Y.H. ^{[1
]}

Wang, Shyh ^{[1
]}

Miller, J. ^{[1
]}

Mars, D. ^{[1
]}

Wang, Shih-Yuan ^{[1
]}

机构：

[1] Univ of California, Berkeley, CA,, USA, Univ of California, Berkeley, CA, USA

来源：

Electron device letters | 1987年 / EDL-8卷 / 01期

关键词：

INTEGRATED CIRCUITS - SEMICONDUCTING GALLIUM ARSENIDE;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

A reliable but simple self-aligned technology to fabricate very short buried-gate (0. 25-0. 5 mu m) GaAs JFET is presented. The device has a buried p-n junction gate to control the channel current, but, in particular, there is another Schottky contact connecting with the source to define the real channel length. The transconductance is 180 mS/mm and the gate leakage current density is only about one-hundredth of the conventional MESFET. Furthermore, there is no backgate effect regardless of how close two devices are neighbored. This technology and device structure are especially useful in GaAs integrated circuits.

引用

页码：36 / 38

共 50 条

[41] Vertically self-aligned buried junction formation for ultrahigh-density DRAM applications
Beintner, J
Li, Y
Knorr, A
Chidambarrao, D
Voigt, P
Divakaruni, R
Pöchmüller, P
Bronner, G
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) : 259 - 261
[42] SUBMICROMETER-GATE SELF-ALIGNED GAAS-FET WITH P-TYPE BARRIER LAYER FABRICATED BY ION-IMPLANTATION
MATSUMOTO, K
HASHIZUME, N
ATODA, N
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (12) : 1987 - 1987
[43] A 500-MHZ 16X16 COMPLEX MULTIPLIER USING SELF-ALIGNED GATE GAAS HETEROSTRUCTURE FET TECHNOLOGY
AKINWANDE, AI
MACTAGGART, IR
BETZ, BK
GRIDER, DE
LANGE, TH
NOHAVA, JC
TETZLAFF, DE
ARCH, DK
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1295 - 1300
[44] Novel process for fully self-aligned planar ultrathin body Double-Gate FET
Shenoy, RS
Saraswat, KC
2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 190 - 191
[45] A Study of Super Junction Trench Gate IGBT with Fully Self-Aligned Fabrication Technology
Yuan, Shoucai
Liu, Yamei
IETE JOURNAL OF RESEARCH, 2016, 62 (04) : 446 - 452
[46] Self-aligned complementary GaAs MISFETs using a low-temperature-grown GaAs gate insulator
Chen, CL
Mahoney, LJ
Nichols, KB
Brown, ER
ELECTRONICS LETTERS, 1996, 32 (04) : 407 - 409
[47] Au/TaN/WN/GaAs STRUCTURE SCHOTTKY GATE FORMATION FOR SELF-ALIGNED GaAs MESFET.
Yamagishi, Haruo
Miyauchi, Masayoshi
1600, (24):
[48] AU/TAN/WN/GAAS STRUCTURE SCHOTTKY GATE FORMATION FOR SELF-ALIGNED GAAS-MESFET
YAMAGISHI, H
MIYAUCHI, M
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1985, 24 (10): : L841 - L844
[49] A new self-aligned and T-shaped gate technology for GaAs power mesfets
Lee, JL
Mun, JK
Kim, H
SOLID-STATE ELECTRONICS, 1998, 42 (11) : 2063 - 2068
[50] Self-aligned pseudomorphic HEMT with a low-temperature-grown GaAs gate insulator
Chen, CL
Mahoney, LJ
Calawa, SD
Molvar, KM
Calawa, AR
ELECTRONICS LETTERS, 1997, 33 (07) : 640 - 642

← 1 2 3 4 5 →