Experimental low temperature DRAM

被引：0
|
作者：
机构：
[1] Henkels, W.H.
[2] Lu, N.C.C.
[3] Hwang, W.
[4] Rajeevakumar, T.V.
[5] Franch, R.L.
[6] Jenkins, K.A.
[7] Bucelot, T.J.
[8] Heidel, D.F.
[9] Immediato, M.J.
来源：
Henkels, W.H. | / Publ by IEEE, Piscataway期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Low temperature capacitor technology for embedded DRAM
    Lo, CG
    Yu, CH
    Chien, WTK
    Huang, CHJ
    2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 105 - 108
  • [2] A LOW-TEMPERATURE 12 NS DRAM
    HENKELS, WH
    LU, NCC
    HWANG, W
    RAJEEVAKUMAR, TV
    FRANCH, RL
    JENKINS, KA
    BUCELOT, TJ
    HEIDEL, DF
    IMMEDIATO, MJ
    1989 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS: PROCEEDINGS OF TECHNICAL PAPERS, 1989, : 32 - 35
  • [3] A 12-NS LOW-TEMPERATURE DRAM
    HENKELS, WH
    LU, NCC
    HWANG, W
    RAJEEVAKUMAR, TV
    FRANCH, RL
    JENKINS, KA
    BUCELOT, TJ
    HEIDEL, DF
    IMMEDIATO, MJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (08) : 1414 - 1422
  • [4] A 4-MB LOW-TEMPERATURE DRAM
    HENKELS, WH
    WEN, DS
    MOHLER, RL
    FRANCH, RL
    BUCELOT, TJ
    LONG, CW
    BRACCHITTA, JA
    COTE, WJ
    BRONNER, GB
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) : 1519 - 1529
  • [5] Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture
    Lee, Donghyuk
    Kim, Yoongu
    Seshadri, Vivek
    Liu, Jamie
    Subramanian, Lavanya
    Mutlu, Onur
    19TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA2013), 2013, : 615 - 626
  • [6] Spying on Temperature using DRAM
    Xiong, Wenjie
    Anagnostopoulos, Nikolaos Athanasios
    Schaller, Andre
    Katzenbeisser, Stefan
    Szefer, Jakub
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 13 - 18
  • [7] INTERNAL NODE PROBING OF A DRAM WITH A LOW-TEMPERATURE E-BEAM TESTER
    JENKINS, KA
    HENKELS, WH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (04) : 672 - 675
  • [8] Approaches to extra low voltage DRAM operation by SOI-DRAM
    Eimori, T
    Oashi, T
    Morishita, F
    Iwamatsu, T
    Yamaguchi, Y
    Okuda, F
    Shimomura, K
    Shimano, H
    Sakashita, N
    Arimoto, K
    Inoue, Y
    Komori, S
    Inuishi, M
    Nishimura, T
    Miyoshi, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (05) : 1000 - 1009
  • [9] Skinflint DRAM System: Minimizing DRAM Chip Writes for Low Power
    Lee, Yebin
    Kim, Soontae
    Hong, Seokin
    Lee, Jongmin
    19TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA2013), 2013, : 25 - 34
  • [10] Multiple Clone Row DRAM: A Low Latency and Area Optimized DRAM
    Choi, Jungwhan
    Shin, Wongyu
    Jang, Jaemin
    Suh, Jinwoong
    Kwon, Yongkee
    Moon, Youngsuk
    Kim, Lee-Sup
    2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2015, : 223 - 234
12345