Associative memories, content-addressed memories, programmable logic arrays - An attempt to define these terms

被引：0

作者：

Motsch, W. ^{[1
]}

机构：

[1] Lehrstuhl für Datenverarbeitung, Ruhr-Universität Bochum

来源：

IT - Information Technology | 1977年 / 19卷 / 01期

关键词：

D O I：

10.1524/itit.1977.19.16.274

中图分类号：

学科分类号：

摘要：

By reviewing the term associative it has to be investigated why a special class of memories is called by this name. Based on a mathematical model some structural criteria are set up being significant as distinctive marks for associative and locally addressed memories as well as within the associative category itself. Applying these criteria the usual memory types are classified and their features are compared. Moreover, the programmable logic arrays are considered with respect to the statement they would be associative read-only memories. © 1977 De Gruyter Oldenbourg. All rights reserved.

引用

页码：274 / 283

共 32 条

[21] Gradient descent learning rule for complex-valued associative memories with large constant terms
Kobayashi, Masaki
IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2016, 11 (03) : 357 - 363
[22] Computational selectivity of chemical arrays: Associative memories algorithms as effective classifier for electronic nose applications
Kruglenko, IV
Snopok, BA
Shirshov, YM
Reznik, AM
Nowicki, DW
Dekhtyarenko, AK
Sensors for Environmental Control, 2003, : 239 - 243
[23] HARDWARE IMPLEMENTATION OF FUZZY REPLACEMENT ALGORITHM FOR CACHE MEMORIES USING FIELD-PROGRAMMABLE GATE ARRAYS
HOSSAIN, A
MANZOUL, MA
CYBERNETICS AND SYSTEMS, 1993, 24 (02) : 81 - 90
[24] Associative memories using complex-valued Hopfield networks based on spin-torque oscillator arrays
Prasad, Nitin
Mukim, Prashansa
Madhavan, Advait
Stiles, Mark D.
NEUROMORPHIC COMPUTING AND ENGINEERING, 2022, 2 (03):
[25] Opportunities and challenges in multi-times-programmable floating-gate logic non-volatile memories
Wang, Bin
Ma, Yanjun
2008 JOINT NON-VOLATILE SEMICONDUCTOR MEMORY WORKSHOP AND INTERNATIONAL CONFERENCE ON MEMORY TECHNOLOGY AND DESIGN, PROCEEDINGS, 2008, : 22 - 25
[26] Architecture and Optimization of Associative Memories used for the Implementation of Logic Functions based on Nanoelectronic 1S1R Cells
Heittmann, Arne
Noll, Tobias G.
PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 1496 - 1499
[27] SEE-MCAM: Scalable Multi-bit FeFET Content Addressable Memories for Energy Efficient Associative Search
Shou, Shengxi
Liu, Che-Kai
Yun, Sanggeon
Wan, Zishen
Ni, Kai
Imani, Mohsen
Hu, X. Sharon
Yang, Jianyi
Zhuo, Cheng
Yin, Xunzhao
2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
[28] Quaternary Logic Circuits Based on Low-Voltage Programmable/Erasable Four-Level Organic Transistor Nonvolatile Memories
Xu, Meili
Xie, Wenfa
Wang, Wei
IEEE ELECTRON DEVICE LETTERS, 2022, 43 (11) : 1949 - 1952
[29] Content-Addressable Memories and Transformable Logic Circuits Based on Ferroelectric Reconfigurable Transistors for In-Memory Computing
Zhao, Zijing
Kang, Junzhe
Tunga, Ashwin
Ryu, Hojoon
Shukla, Ankit
Rakheja, Shaloo
Zhu, Wenjuan
ACS NANO, 2024, 18 (04) : 2763 - 2771
[30] A memory-based programmable logic device using look-up table cascade with synchronous static random access memories
Nakamura, Kazuyuki
Sasao, Tsutomu
Matsuura, Munehiro
Tanaka, Katsumasa
Yoshizumi, Kenichi
Nakahara, Hiroki
Iguchi, Yukihiro
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3295 - 3300

← 1 2 3 4 →