Optimal and dynamic design of high-speed dise cams

被引:0
|
作者
Lin, Jinmu
机构
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [31] Dynamic design and control of a high-speed pneumatic jet actuator
    Misyurin, S. Yu
    Ivlev, V. I.
    Kreinin, G. V.
    VI INTERNATIONAL CONFERENCE PROBLEMS OF MATHEMATICAL PHYSICS AND MATHEMATICAL MODELLING, 2017, 937
  • [32] Dynamic Design of High-speed Planar Cam with Oscillating Follower
    Wei, Zhan
    Jin, Guoguang
    Chang, Boyan
    Liang, Dong
    ADVANCED DESIGN TECHNOLOGY, PTS 1-3, 2011, 308-310 : 1845 - 1849
  • [33] Design Of High-speed Decoder For New High-Speed Bus
    Zhang Weigong
    Yang Bo
    Ding Rui
    Hu Yongqin
    INFORMATION TECHNOLOGY FOR MANUFACTURING SYSTEMS, PTS 1 AND 2, 2010, : 958 - 962
  • [34] Design of a high-speed parallel kinematics X-Y table and optimal velocity scheduling for high-speed machining
    Stori, JA
    Ferreira, PM
    TRANSACTIONS OF THE NORTH AMERICAN MANUFACTURING RESEARCH INSTITUTE OF SME, VOL XXX, 2002, 2002, : 447 - 454
  • [35] The optimal design of the speed changeable sheet-fed mechanism in the high-speed \press
    Chen, H
    Fang, RM
    Zhang, XL
    ELEVENTH WORLD CONGRESS IN MECHANISM AND MACHINE SCIENCE, VOLS 1-5, PROCEEDINGS, 2004, : 1162 - 1165
  • [36] GLASS-REINFORCED NYLON BATTLES HIGH IMPACT FORCES ON HIGH-SPEED CAMS
    MAAS, MA
    DESIGN NEWS, 1969, 24 (09) : 66 - +
  • [37] Optimal design of plate girder bridges for Korean high-speed railway
    An, YJ
    Shin, YS
    Shin, DK
    OPTIMIZATION OF STRUCTURAL AND MECHANICAL SYSTEMS, PROCEEDINGS, 1999, : 635 - 642
  • [38] Optimal design of power distribution network for high-speed CMOS circuits
    Formerly Shibaura Institute of Technology, 3-7-5 Toyosu, Koto-ku, Tokyo, Japan
    J. Jpn. Inst. Electron. Packag., 5 (337-343):
  • [39] Optimal design of induction heating equipment for high-speed processing of a semiconductor
    Okamoto, Y
    Imai, T
    Miyagi, D
    Takahashi, N
    Ozaki, K
    Ono, H
    Uchida, N
    COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2004, 23 (04) : 1045 - 1052