Field-effect conductance activation energy in polycrystalline silicon thin-film transistors after bias stress

被引:0
|
作者
Kim, Seo-Yoon [1 ]
Song, Yoon-Ho [1 ]
Nam, Kee-Soo [1 ]
Lee, Choochon [1 ]
机构
[1] Korea Advanced Inst of Science and, Technology, Taejon, Korea, Republic of
关键词
Theoretical; (THR);
D O I
暂无
中图分类号
学科分类号
摘要
We have bias-stressed hydrogen-passivated polycrystalline silicon thin-film transistors by varying the bias condition and have measured the change in the field-effect conductance activation energy as a result of the bias stress. For stress by a high gate bias voltage, a slight broadening occurs in the activation energy curve, while stress by a low gate bias voltage gives rise to a shoulder. Numerical calculation shows that the change in activation energy is due to defect generation in the poly-Si layer and for stress by low gate voltage, defects are localized near the drain region. The energy distribution of defects cannot be obtained accurately, but its position is higher than 0.2 eV above midgap.
引用
收藏
页码:2081 / 2084
相关论文
共 50 条
  • [41] On the conduction mechanism in polycrystalline silicon thin-film transistors
    Walker, AJ
    Herner, SB
    Kumar, T
    Chen, EH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (11) : 1856 - 1866
  • [42] Noise sources in polycrystalline silicon thin-film transistors
    Han, IK
    Park, YJ
    Cho, WJ
    Choi, WJ
    Lee, JG
    Chovet, A
    Brini, J
    PROGRESS IN SEMICONDUCTORS II- ELECTRONIC AND OPTOELECTRONIC APPLICATIONS, 2003, 744 : 481 - 486
  • [43] Modeling Bias Stress Effect on Threshold Voltage for Amorphous Silicon Thin-Film Transistors and Circuits
    Shen, Cheng-Han
    Lo, I-Hsiu
    Li, Yiming
    NANOTECHNOLOGY 2011: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, NSTI-NANOTECH 2011, VOL 2, 2011, : 788 - 791
  • [44] Temperature dependence improvement of polycrystalline-silicon tunnel field-effect thin-film transistor
    Ma, William Cheng-Yu
    Wang, Jia-Yi
    Yu, Li-Wei
    Wang, Hsiao-Chun
    Huang, Yan-Jia
    SOLID-STATE ELECTRONICS, 2019, 160
  • [45] Analysis of bias stress on unpassivated hydrogenated amorphous silicon thin-film transistors
    Slade, HC
    Shur, MS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (07) : 1548 - 1553
  • [46] Degradation mechanisms for polycrystalline silicon thin-film transistors with a grain boundary in the channel under negative gate bias stress
    张冬利
    王明湘
    王槐生
    Chinese Physics B, 2022, (12) : 599 - 604
  • [47] Kink effect in short-channel polycrystalline silicon thin-film transistors
    Valletta, A
    Gaucci, P
    Mariucci, L
    Fortunato, G
    Brotherton, SD
    APPLIED PHYSICS LETTERS, 2004, 85 (15) : 3113 - 3115
  • [48] Bias-Stress Effect in Pentacene Organic Thin-Film Transistors
    Ryu, Kevin Kyungbum
    Nausieda, Ivan
    Da He, David
    Akinwande, Akintunde Ibitayo
    Bulovic, Vladimir
    Sodini, Charles G.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (05) : 1003 - 1008
  • [49] Roles of Trap States in the Dynamic Degradation of Polycrystalline Silicon Thin-Film Transistors Under AC Gate Bias Stress
    Zhang, Bing
    Zhang, Dongli
    Wang, Mingxiang
    Wang, Huaisheng
    Wang, Rongxin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 588 - 594
  • [50] Investigations on the Negative Shift of the Threshold Voltage of Polycrystalline Silicon Thin-Film Transistors Under Positive Gate Bias Stress
    Liang, Nairi
    Zhang, Dongli
    Wang, Mingxiang
    Wang, Huaisheng
    Yu, Yining
    Qi, Dongyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (02) : 550 - 555