Advanced Compiler Optimizations for Sparse Computations

被引：0
|
作者：
机构：
来源：
J Parallel Distrib Comput | / 14期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Compiler optimizations for processors with SIMD instructions
    Pryanishnikov, Ivan
    Krall, Andreas
    Horspool, Nigel
    SOFTWARE-PRACTICE & EXPERIENCE, 2007, 37 (01): : 93 - 113
  • [22] Tuning compiler optimizations for simultaneous multithreading
    Lo, JL
    Eggers, SJ
    Levy, HM
    Parekh, SS
    Tullsen, DM
    THIRTIETH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, 1997, : 114 - 124
  • [23] Influence of compiler optimizations on value prediction
    Sato, T
    Hamano, A
    Sugitani, K
    Arita, I
    HIGH-PERFORMANCE COMPUTING AND NETWORKING, 2001, 2110 : 312 - 321
  • [24] Generating Compiler Optimizations from Proofs
    Tate, Ross
    Stepp, Michael
    Lerner, Sorin
    ACM SIGPLAN NOTICES, 2010, 45 (01) : 389 - 402
  • [25] Influence of compiler optimizations on system power
    Kandemir, M
    Vijaykrishnan, N
    Irwin, MJ
    Ye, W
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 304 - 307
  • [26] COMP: Compiler Optimizations for Manycore Processors
    Song, Linhai
    Feng, Min
    Ravi, Nishkam
    Yang, Yi
    Chakradhar, Srimat
    2014 47TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2014, : 659 - 671
  • [27] COMPILER OPTIMIZATIONS FOR IMPROVING DATA LOCALITY
    CARR, S
    MCKINLEY, KS
    TSENG, CW
    SIGPLAN NOTICES, 1994, 29 (11): : 252 - 262
  • [28] Effect of compiler optimizations on memory energy
    Kim, HS
    Irwin, MJ
    Vijaykrishnan, N
    Kandemir, M
    2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 663 - 672
  • [29] COMPILER OPTIMIZATIONS FOR ELIMINATING BARRIER SYNCHRONIZATION
    TSENG, CW
    SIGPLAN NOTICES, 1995, 30 (08): : 144 - 155
  • [30] Influence of compiler optimizations on system power
    Kandemir, M
    Vijaykrishnan, N
    Irwin, MJ
    Ye, W
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (06) : 801 - 804
12345