STUDY ON HYBRID SWITCH ARCHITECTURE USING HIERARCHICAL MEMORY SYSTEM.

被引：0
|
作者：
Ishikawa, Hiroshi [1 ]
Kosuge, Yasuharu [1 ]
Miyaho, Noriharu [1 ]
机构：
[1] NTT, Washington Electrical, Communication Lab, Musashino, Jpn, NTT, Washington Electrical Communication Lab, Musashino, Jpn
来源：
Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi) | 1986年 / 69卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
5
引用
收藏
页码：103 / 111
相关论文
共 50 条
  • [1] HHMA: A Hierarchical Hybrid Memory Architecture Sharing Multi-Port Memory
    Liu, Caixia
    Li, Jiaxin
    Zhang, Hongli
    Zuo, Qi
    PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE FOR YOUNG COMPUTER SCIENTISTS, VOLS 1-5, 2008, : 1320 - 1325
  • [2] Hierarchical hybrid systems: Partition deformations and applications to the Acrobot system.
    Lemch, ES
    Caines, PE
    HYBRID SYSTEMS: COMPUTATION AND CONTROL, 1998, 1386 : 237 - 252
  • [3] DISTRIBUTED SWITCH INTERCOM SYSTEM.
    Sadachi, Yukio
    Uchino, Shohei
    Furukawa, Tetsuo
    Matoba, Nobuo
    Mori, Tokio
    Kosaka, Hiroshi
    National technical report, 1980, 26 (01): : 13 - 20
  • [4] ARCHITECTURE OF THE MMBC SYSTEM.
    Arnold, R.G.
    Ramseyer, R.R.
    Wing, L.B.
    Householder, E.A.
    Journal of Digital Systems, 1600, 5 (1-2): : 39 - 65
  • [5] Hierarchical hybrid modeling approach for System of Systems architecture evaluation
    Song, A.-N. (songani@163.com), 2012, Praise Worthy Prize (07)
  • [6] Hierarchical production planning using a hybrid system dynamic-discrete event simulation architecture
    Venkateswaran, J
    Son, YJ
    Jones, A
    PROCEEDINGS OF THE 2004 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, 2004, : 1094 - 1102
  • [7] HIERARCHICAL TIMING VERIFICATION SYSTEM.
    Reddi, R.
    Chen, C.
    1600, (18):
  • [8] HIERARCHICAL MODEL OF A GRAPHICS SYSTEM.
    Kilgour, A.C.
    1981, 15 (01): : 35 - 47
  • [9] A hybrid switch system architecture for large-scale digital communication network using SFQ technology
    Yorozu, S
    Kameda, Y
    Tahara, S
    IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (01) : 15 - 19
  • [10] SYSTEM ARCHITECTURE FOR BROADBAND SWITCHING SYSTEM.
    Nakajima, Shinpei
    Hiraide, Kazuhiro
    Tawara, Kanji
    Ushida, Fumiaki
    Denki Tsushin Kenkyusho Kenkyu Jitsuyoka Hokoku, 1984, 33 (11): : 2575 - 2585
12345