HIERARCHICAL TIMING VERIFICATION SYSTEM.

被引：0
|
作者：
Reddi, R. [1 ]
Chen, C. [1 ]
机构：
[1] Sperry Corp, Blue Bell, PA, USA, Sperry Corp, Blue Bell, PA, USA
来源：
| 1600年 / 18期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
INTEGRATED CIRCUITS, VLSI
引用
收藏
相关论文
共 50 条
  • [1] HIERARCHICAL TIMING VERIFICATION SYSTEM
    REDDI, R
    CHEN, C
    COMPUTER-AIDED DESIGN, 1986, 18 (09) : 467 - 471
  • [2] APPROACH TO HIERARCHICAL AND MODULAR PROGRAM CONSTRUCTION AND VERIFICATION - THE iota PROGRAMMING SYSTEM.
    Nakajima, Reiji
    Japan Annual Reviews in Electronics, Computers & Telecommunications: Computer Science & Technologi, 1982, : 126 - 150
  • [3] A Hierarchical Approach Towards System Level Static Timing Verification of SoCs
    Chakraborty, Rupsa
    Chowdhury, Dipanwita Roy
    2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2009, : 201 - 206
  • [4] COMPONENT VERIFICATION SYSTEM.
    Hines, R.E.
    Schroeder, D.D.
    Electronic Packaging and Production, 1981, 21 (03): : 85 - 94
  • [5] DCNA PRODUCTS VERIFICATION SYSTEM.
    Yoshitake, Shizuo
    Takada, Kenji
    Takahashi, Osamu
    Reports of the Electrical Communication Laboratory, 1982, 30 (06): : 1045 - 1054
  • [6] On an automated signature verification system.
    Herbst, B
    Richards, D
    IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE 98) - PROCEEDINGS, VOLS 1 AND 2, 1998, : 600 - 604
  • [7] COMPUTERIZED SIGNATURE VERIFICATION SYSTEM.
    Mital, Dinesh P.
    Hin, Choo Pee
    Leng, Wee Kee
    IEEE Control Systems Magazine, 1988, 8 (03): : 54 - 57
  • [8] HIERARCHICAL MODEL OF A GRAPHICS SYSTEM.
    Kilgour, A.C.
    1981, 15 (01): : 35 - 47
  • [9] Timing verification and delay test generation for hierarchical designs
    Krishnamachary, A
    Abraham, JA
    Tupuri, RS
    VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 157 - 162
  • [10] STARI: A case study in compositional and hierarchical timing verification
    Tasiran, S
    Brayton, RK
    COMPUTER AIDED VERIFICATION, 1997, 1254 : 191 - 201
12345