共 50 条
- [32] Possible noise failure modes in static and dynamic circuits 4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 123 - 126
- [33] Input controlled refresh for noise tolerant dynamic circuits 14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 129 - 133
- [34] Noise Tolerance Enhancement in Low Voltage Dynamic Circuits 2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009), 2009, : 84 - 87
- [37] Noise Tolerance Enhancement in Low Voltage Dynamic Circuits DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, : 23 - 27
- [38] A novel technique for noise-tolerance in dynamic circuits ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, : 203 - 206
- [39] DAMPING RESONANT CURRENT IN A SPARK-GAP TRIGGER CIRCUIT TO REDUCE NOISE 2009 IEEE PULSED POWER CONFERENCE, VOLS 1 AND 2, 2009, : 1189 - +
- [40] Dynamic and Noise Properties of PLL Circuits in GNSS Receivers 2019 SYSTEMS OF SIGNAL SYNCHRONIZATION, GENERATING AND PROCESSING IN TELECOMMUNICATIONS (SYNCHROINFO), 2019,