RNS implementation of FIR filters based on distributed arithmetic using field-programmable logic

被引:0
|
作者
Garcia, A. [1 ]
Meyer-Base, U. [1 ]
Lloris, A. [1 ]
Taylor, F.J. [1 ]
机构
[1] Univ of Granada, Granada, Spain
关键词
D O I
暂无
中图分类号
学科分类号
摘要
12
引用
收藏
相关论文
共 50 条
  • [41] Fast RNS-based 2D-DCT computation on field-programmable devices
    Fernández, PG
    García, A
    Ramírez, J
    Lloris, A
    2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 365 - 373
  • [42] Implementation of image median filters using programmable logic devices
    Mursaev, A. Kh.
    Grechukhin, M. N.
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 2014, 57 (06) : 688 - 691
  • [43] Implementation of image median filters using programmable logic devices
    A. Kh. Mursaev
    M. N. Grechukhin
    Instruments and Experimental Techniques, 2014, 57 : 688 - 691
  • [44] RNS-based implementation of 8x8 point 2D-DCT over field-programmable devices
    Fernández, PG
    Lloris, A
    ELECTRONICS LETTERS, 2003, 39 (01) : 21 - 23
  • [45] FIELD-PROGRAMMABLE ARRAYS - POWERFUL ALTERNATIVES TO RANDOM LOGIC
    CAVLAN, N
    DURHAM, SJ
    ELECTRONICS, 1979, 52 (14): : 109 - 114
  • [46] IMPLEMENTATION OF WAVE DIGITAL-FILTERS USING DISTRIBUTED ARITHMETIC
    WANHAMMAR, L
    SIGNAL PROCESSING, 1980, 2 (03) : 253 - 260
  • [47] Hardware Implementation of Parallel FIR Filter Using Modified Distributed Arithmetic
    Das, Gourishankar
    Maity, Krishanu
    Sau, Suman
    2ND INTERNATIONAL CONFERENCE ON DATA SCIENCE AND BUSINESS ANALYTICS (ICDSBA 2018), 2018, : 40 - 44
  • [48] MICROCONTROLLER IMPLEMENTATION OF DIGITAL-FILTERS BASED ON DISTRIBUTED ARITHMETIC
    WANG, S
    BOWRON, P
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1992, 72 (01) : 67 - 71
  • [49] Reconfigurable hardware for efficient implementation of programmable FIR filters
    Denk, TC
    Nicol, CJ
    Larsson, P
    Azadet, K
    PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-6, 1998, : 3005 - 3008
  • [50] FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic
    Meher, Pramod Kumar
    Chandrasekaran, Shrutisagar
    Amira, Abbes
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2008, 56 (07) : 3009 - 3017