Simulated device design optimization to reduce the floating body effect for sub-quarter micron fully depleted SOI-MOSFETs

被引：0
|
作者：
NEC Corp, Sagamihara-shi, Japan [1 ]
机构：
来源：
IEICE Trans Electron | / 7卷 / 893-898期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 33 条
  • [31] Gate-induced floating-body effect (GIFBE) in fully depleted triple-gate n-MOSFETs
    Na, K. -I.
    Cristoloveanu, S.
    Bae, Y. -H.
    Patruno, P.
    Xiong, W.
    Lee, J. -H.
    SOLID-STATE ELECTRONICS, 2009, 53 (02) : 150 - 153
  • [32] Analysis of the threshold voltage adjustment and floating body effect suppression for 0.1 mu m fully depleted SOI-MOSFET
    Koh, R
    Matsumoto, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B): : 1563 - 1568
  • [33] Structure and process parameter optimization for sub-10nm gate length fully depleted N-type SOI MOSFETs by TCAD modeling and simulation
    Jin, Yawei
    Ma, Lei
    Zeng, Chang
    Dandu, Krishnanshu
    Barlage, Doug William
    TRANSISTOR SCALING- METHODS, MATERIALS AND MODELING, 2006, 913 : 39 - +
1234