Researches on window access schemes for input-buffered ATM switching fabrics

被引：0
|
作者：
Liu, Yashe [1 ]
Liu, Zengji [1 ]
Hu, Zheng [1 ]
机构：
[1] Xidian Univ, Xi'an, China
来源：
Tien Tzu Hsueh Pao/Acta Electronica Sinica | 1998年 / 26卷 / 01期
关键词：
Broadband networks - Fabrics - Neural networks - Switching networks - Time division multiplexing;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The window access schemes for input-buffered ATM switching fabrics are studied. The maximum switch throughput with a traditional Dependent Window Access (DWA) scheme is analyzed; an Independent Window Access (IWA) scheme is proposed, and the performances of an input-buffered ATM switching fabric with the IWA scheme, including the average cell delay and the maximum throughput, are analyzed by means of a probability generating functions approach. The analytical results show that the IWA scheme makes the switching fabric have better performances than the DWA scheme, and improvements of the performance are more significant for smaller windows size. Finally, the accuracy of the calculated results is verified by computer simulations.
引用
收藏
页码：38 / 42
相关论文
共 30 条
  • [1] PERFORMANCE ANALYSIS OF AN INPUT-BUFFERED ATM SWITCHING FABRIC WITH INDEPENDENT WINDOW-ACCESS SCHEME
    Liu Yashe Liu Zengji Hu Zheng(National Key Laboratory of Integrated Service Networks
    JournalofElectronics(China), 1997, (03) : 220 - 227
  • [2] Scheduling input-buffered multicast ATM switch
    Pao, DCW
    1998 IEEE ATM WORKSHOP PROCEEDINGS: MEETING THE CHALLENGES OF DEPLOYING THE GLOBAL BROADBAND NETWORK INFRASTRUCTURE, 1998, : 51 - 55
  • [3] Throughput analysis of input-buffered ATM switch
    Makhamreh, II
    IEE PROCEEDINGS-COMMUNICATIONS, 1998, 145 (01): : 15 - 18
  • [4] Scheduling input-buffered multicast ATM switch
    Pao, Derek C.W.
    IEEE ATM Workshop, Proceedings, 1998, : 51 - 55
  • [5] Scheduling multicast traffic in input-buffered ATM switch
    Pao, DCW
    COMPUTER COMMUNICATIONS, 2001, 24 (15-16) : 1607 - 1617
  • [6] ATM input-buffered switches with the guaranteed-rate property
    Hung, A
    Kesidis, G
    McKeown, N
    THIRD IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, 1998, : 331 - 335
  • [7] Matrix Unit Cell Scheduler (MUCS) for Input-Buffered ATM Switches
    Duan, Haoran
    Lockwood, John W.
    Kang, Sung Mo
    IEEE COMMUNICATIONS LETTERS, 1998, 2 (01) : 20 - 23
  • [8] Performance comparison of high-speed input-buffered ATM switches
    Kim, HY
    Ahmad, A
    Oh, CW
    Kim, K
    IEEE ATM '97 WORKSHOP, PROCEEDINGS, 1997, : 505 - 513
  • [9] Recursive knockout switching fabric with crossbar-input and input-buffered architecture
    Liu, Yashe
    Liu, Zengji
    Hu, Zheng
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1999, 27 (04): : 11 - 14
  • [10] Throughput analysis for input-buffered ATM switches with multiple FIFO queues per input port
    Yeung, KL
    Hai, S
    ELECTRONICS LETTERS, 1997, 33 (19) : 1604 - 1606
123