Technology changes ESD protection

被引：0
|
作者：
3M Electrical Specialties Div, Austin, United States [1 ]
机构：
来源：
Electron Packag Prod | / 8卷 / 4pp期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] ESD implantations for on-chip ESD protection with layout consideration in 0.18-μm salicided CMOS technology
    Ker, MD
    Chuang, CH
    Lo, WY
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (02) : 328 - 337
  • [32] ESD implantations in 0.18-μm salicided CMOS technology for on-chip ESD protection with layout consideration
    Ker, MD
    Chuang, CH
    PROCEEDINGS OF THE 2001 8TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2001, : 85 - 90
  • [33] Interferometric temperature mapping during ESD stress and failure analysis of smart power technology ESD protection devices
    Fürböck, C
    Pogany, D
    Litzenberger, M
    Gornik, E
    Seliger, N
    Gossner, H
    Müller-Lynch, T
    Stecher, M
    Werner, W
    JOURNAL OF ELECTROSTATICS, 2000, 49 (3-4) : 195 - 213
  • [34] Shunting for ESD protection
    Kolyer, JM
    EE-EVALUATION ENGINEERING, 1996, 35 (05): : 132 - &
  • [35] An Enhanced MLSCR Structure Suitable for ESD Protection in Advanced Epitaxial CMOS Technology
    Du, Feibo
    Hou, Fei
    Song, Wenqiang
    Chen, Ruibo
    Liu, Jizhi
    Liu, Zhiwei
    Liou, Juin J.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (05) : 2062 - 2067
  • [36] SURFACE TECHNOLOGY AND ESD PROTECTION - TOWARDS HIGHLY RELIABLE GAAS MICROWAVE CIRCUITS
    BOCK, K
    HARTNAGEL, HL
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 1994, 9 (05) : 1005 - 1015
  • [37] A technology-independent CAD tool for ESD protection device extraction - ESDExtractor
    Zhan, RY
    Feng, HG
    Wu, Q
    Chen, G
    Guan, XK
    Wang, AZ
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 510 - 513
  • [38] π-SCR Device for Broadband ESD Protection in Low-Voltage CMOS Technology
    Lin, Chun-Yu
    Lai, Yu-Hsuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (09) : 4107 - 4110
  • [39] An on-chip ESD protection circuit with low trigger voltage in BICMOS technology
    Wang, AZH
    Tsay, CH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (01) : 40 - 45
  • [40] ESD robustness prediction and protection device design in partially depleted SOI technology
    Raha, P
    Smith, JC
    Miller, JW
    Rosenbaum, E
    MICROELECTRONICS RELIABILITY, 1998, 38 (11) : 1723 - 1731
12345