Self-checking combinational circuit design for single and unidirectional multibit error

被引：0

|

作者：

机构：

[1] Busaba, Fadi Y.

[2] Lala, Parag K.

来源：

Busaba, Fadi Y. | 1600年 / 05期

关键词：

Combinatorial circuits;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

收藏

相关论文

共 50 条

[41] DESIGN OF TOTALLY SELF-CHECKING COMBINATIONAL-NETWORKS USING M-OUT-OF-N CODES
SLABAKOV, EV
SOGOMONYAN, ES
AUTOMATION AND REMOTE CONTROL, 1980, 41 (09) : 1326 - 1333
[42] Design for self-checking and self-timed datapath
Yang, JL
21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 417 - 422
[43] TOTALLY SELF-CHECKING CMOS CIRCUIT-DESIGN FOR BREAKS AND STUCK-ON FAULTS
CHEEMA, MS
LALA, PK
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (08) : 1203 - 1206
[44] DESIGN OF SELF-CHECKING SEQUENTIAL-MACHINES
DHAWAN, S
DEVRIES, RC
IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (10) : 1280 - 1284
[45] On the design of self-checking controllers with datapath interactions
Oikonomakos, Petros
Zwolinski, Mark
IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (11) : 1423 - 1434
[46] DESIGN OF SELF-CHECKING BUILT-IN CHECKERS
LITIKOV, IP
AUTOMATION AND REMOTE CONTROL, 1991, 52 (03) : 423 - 428
[47] DESIGN APPROACH TO SELF-CHECKING PROCESSORS.
Nanya, Takashi
Kawamura, Toshiaki
Systems and Computers in Japan, 1986, 17 (10): : 20 - 33
[48] Self-checking logic design for FPGA implementation
Lala, PK
Burress, AL
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2003, 52 (05) : 1391 - 1398
[49] A self-checking ALU design with efficient codes
Gorshe, SS
Bose, B
14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 155 - 161
[50] DESIGN AND SYNTHESIS OF SELF-CHECKING VLSI CIRCUITS
JHA, NK
WANG, SJ
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (06) : 878 - 887

← 1 2 3 4 5 →