Low-power CMOS time-to-digital converter

被引：0
|
作者：
Univ of Oulu, Oulu, Finland [1 ]
机构：
来源：
IEEE J Solid State Circuits | / 9卷 / 984-990期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
18
引用
收藏
相关论文
共 50 条
  • [31] An integrated digital CMOS time-to-digital converter with 92 ps LSB
    Mantyniemi, A
    Rahkonen, T
    Kostamovaara, J
    1998 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, 1999, : 180 - 183
  • [32] A Low Power Two-Step Cyclic Time-to-Digital Converter without Startup Time Error in 180 nm CMOS
    Van Nhan Nguyen
    Lee, Jong-Wook
    PROCEEDINGS OF 2018 2ND INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN SIGNAL PROCESSING, TELECOMMUNICATIONS & COMPUTING (SIGTELCOM 2018), 2018, : 116 - 120
  • [33] A SAR ADC Based Time-to-Digital Converter in CMOS Technology
    Fathi, Mostafa
    Sheikhaei, Samad
    2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020, : 105 - 109
  • [34] TIME-TO-DIGITAL CONVERTER
    POZAR, F
    NUCLEAR INSTRUMENTS & METHODS, 1969, 74 (02): : 315 - &
  • [35] Comparative study on time-to-digital converters for low-power RFID tag sensors
    Jimenez-Irastorza, A.
    Sevillano, J. F.
    Arizti, F.
    Rebollo, I.
    Berenguer, R.
    MICROELECTRONICS JOURNAL, 2013, 44 (10) : 912 - 919
  • [36] DESIGNING LOW-POWER DIGITAL CMOS
    BLAIR, GM
    ELECTRONICS & COMMUNICATION ENGINEERING JOURNAL, 1994, 6 (05): : 229 - 236
  • [37] LOW-POWER CMOS DIGITAL DESIGN
    CHANDRAKASAN, AP
    SHENG, S
    BRODERSEN, RW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 473 - 484
  • [38] LOW-POWER CMOS DIGITAL DESIGN
    CHANDRAKASAN, AP
    SHENG, S
    BRODERSEN, RW
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (04) : 371 - 382
  • [39] Analysis of Time-to-Digital Converter to Design a Low Power All Digital Phase Locked Loop
    Kumar, Sathish T. M.
    Periasamy, P. S.
    Nandhini, G.
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
  • [40] A LOW POWER TIME-TO-DIGITAL CONVERTER FOR ALL-DIGITAL PHASE-LOCKED LOOP
    Yu Guangming Wang YuYang Huazhong (Department of Electronic Engineering
    Journal of Electronics(China), 2011, 28 (03) : 402 - 408
12345