Functionality fault model: A basis for technology-specific test generation

被引:0
|
作者
Univ of Ljubljana, Ljubljana, Slovenia [1 ]
机构
来源
Microelectron Reliab | / 4卷 / 597-604期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
18
引用
收藏
相关论文
共 50 条
  • [41] An unified fault model and test generation procedure for interconnect opens and bridges
    Chen, G
    Reddy, S
    Pomeranz, I
    Rajski, J
    Engelke, P
    Becker, B
    ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 22 - 27
  • [42] On the geomechnical model test of testing technology of the fault fracture of surrounding rock
    Zhang Chen
    Huang Hao
    Wang Ning
    Cheng Sui-han
    MATERIALS SCIENCE, CIVIL ENGINEERING AND ARCHITECTURE SCIENCE, MECHANICAL ENGINEERING AND MANUFACTURING TECHNOLOGY, PTS 1 AND 2, 2014, 488-489 : 732 - +
  • [43] Unspecified transition faults: A transition fault model for at-speed fault simulation and test generation
    Pomeranz, Trith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (01) : 137 - 146
  • [44] Defusing the threat of RFID: Protecting consumer privacy through technology-specific legislation at the state level
    Hildner, Laura
    HARVARD CIVIL RIGHTS-CIVIL LIBERTIES LAW REVIEW, 2006, 41 (01) : 133 - 176
  • [45] The Battery Component Readiness Level (BC-RL) framework: A technology-specific development framework
    Greenwood, Matthew
    Wrogemann, Jens Matthies
    Schmuch, Richard
    Jang, Hwamyung
    Winter, Martin
    Leker, Jens
    JOURNAL OF POWER SOURCES ADVANCES, 2022, 14
  • [46] Picking Winners: Modelling the Costs of Technology-specific Climate Policy in the US Passenger Vehicle Sector
    Fox, Jacob
    Axsen, Jonn
    Jaccard, Mark
    ECOLOGICAL ECONOMICS, 2017, 137 : 133 - 147
  • [47] Integrating test generation functionality into the Teaching Machine environment
    Bruce-Lockhart, Michael
    Crescenzi, Pilu
    Norvell, Theodore
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2009, 224 : 115 - 124
  • [48] LOGIC SYSTEM FOR FAULT TEST GENERATION
    AKERS, SB
    IEEE TRANSACTIONS ON COMPUTERS, 1976, 25 (06) : 620 - 630
  • [49] Test generation for multiple-threshold gate-delay fault model
    Nakao, M
    Kiyoshige, Y
    Hatayama, K
    Sato, Y
    Nagumo, T
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 244 - 249
  • [50] Test Pattern Generation for Static Burn-in Based on Equivalent Fault Model
    Cui, Xiaole
    Qian, Zhengyu
    Shi, Xinming
    Lee, Chung-Len
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,