100MHz LOGIC ANALYZER.

被引：0

作者：

Harada, Hideo

机构：

来源：

National technical report | 1981年 / 27卷 / 01期

关键词：

Compendex;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

LOGIC CIRCUITS

引用

页码：49 / 56

共 50 条

[21] Microng与100Mhz总线同步
每周电脑报, 1997, (46) : 51 - 51
[22] Differential-in 100MHz scope probe
Bateman, C
ELECTRONICS WORLD, 2001, 107 (1788): : 922 - 929
[23] 用100MHz奔驰的Socket 7
华仔
世界计算机周刊, 1998, (45) : 38 - 38
[24] Design of a Novel 100MHz∼60GHz
Sun, Jiawen
Cao, Qiantao
Wang, Yong
Liu, Jinxian
Jiang, Wanshun
2018 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY (ICMMT2018), 2018,
[25] ACT-ENABLED 100MHZ CHANNEL EQUALIZER
KUMAR, DD
HUNSINGER, BJ
IEEE TRANSACTIONS ON MAGNETICS, 1991, 27 (06) : 4799 - 4803
[26] 4×100MHz接力赛(续)
苏锋
回铎
微电脑世界, 2003, (06) : 46 - 49+51
[27] The implementation of 100MHz data acquisition based on FPGA
Tao, L
Zhou, ZO
3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 287 - 291
[28] BONDED PIEZOELECTRIC TRANSDUCERS FOR FREQUENCIES BEYOND 100MHZ
SITTIG, EK
WARNER, AW
COOK, HD
ULTRASONICS, 1969, 7 (02) : 108 - &
[29] A 100MHz timing generator for impulse radio applications
Wu, CP
Tsao, HW
ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 439 - 442
[30] LOGIC ANALYZER HITS 100-MHZ CLOCK RATE BY USE OF HYBRID CIRCUITS
BURSKY, D
ELECTRONIC DESIGN, 1983, 31 (06) : 39 - +