Design of ATA interface hard disk memory card used in video image data

被引：0
|
作者：
Li, Jie [1 ]
Sun, Xiangyang [1 ]
Li, Mingjing [1 ]
Yu, Da [2 ]
Liu, Jinguo [2 ]
机构：
[1] College of Electronic Information Engineering, Changchun University, China
[2] Changchun Institute of Optics, Fine Mechanics and Physics, Chinese Academy of Sciences, China
来源：
International Journal of Multimedia and Ubiquitous Engineering | 2015年 / 10卷 / 09期
关键词：
D O I：
10.14257/ijmue.2015.10.9.26
中图分类号：
学科分类号：
摘要：
10
引用
收藏
页码：255 / 262
相关论文
共 50 条
  • [41] Flexible and Resource Efficient FPGA-based Quad Data Rate Memory Interface Design for High-Speed Data Acquisition Systems
    Ayyildiz, Nizam
    2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), 2018, : 155 - 158
  • [42] Design of data buffer circuit in high-speed, high-resolution video image acquisition system on FPGA
    Lu, Yao
    Yong, Zhao
    Xia, Li
    IMECS 2007: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2007, : 1771 - +
  • [43] SHORT-TERM MEMORY FACTOR IN DESIGN OF DATA-ENTRY KEYBOARDS - AN INTERFACE BETWEEN SHORT-TERM MEMORY AND S-R COMPATIBILITY
    CONRAD, R
    JOURNAL OF APPLIED PSYCHOLOGY, 1966, 50 (05) : 353 - &
  • [44] A Balance Interface Design and Instant Image-based Traffic Assistant Agent Based on GPS and Linked Open Data Technology
    Chen, Fu-Hsien
    Yang, Sheng-Yuan
    SYMMETRY-BASEL, 2020, 12 (01):
  • [45] Conceptual interface and memory-modeling for real-time image processing systems -: IMEM:: A tool for modeling, simulation and design parameter extraction
    Thörnberg, B
    Norell, H
    O'Nils, M
    PROCEEDINGS OF THE 2002 IEEE WORKSHOP ON MULTIMEDIA SIGNAL PROCESSING, 2002, : 138 - 141
  • [46] Synchronized High-Speed Video, Infrared Thermometry, and Particle Image Velocimetry Data for Validation of Interface-Tracking Simulations of Nucleate Boiling Phenomena
    Duan, X.
    Phillips, B.
    McKrell, T.
    Buongiorno, J.
    EXPERIMENTAL HEAT TRANSFER, 2013, 26 (2-3) : 169 - 197
  • [47] Frequency Response Data-based Resonant Filter Design considering Phase Stabilization and Stroke Limitation applied to Dual-Stage Actuator Hard Disk Drives
    Mae, Masahiro
    Ohnishi, Wataru
    Fujimoto, Hiroshi
    IFAC PAPERSONLINE, 2023, 56 (02): : 10614 - 10619
  • [48] An Area- and Energy-Efficient FIFO Design Using Error-Reduced Data Compression and Near-Threshold Operation for Image/Video Applications
    Zeinolabedin, Seyed Mohammad Ali
    Zhou, Jun
    Liu, Xin
    Kim, Tony Tae-Hyoung
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (11) : 2408 - 2416
  • [49] A 90nm FPGA I/O buffer design with 1.6Gbps data rate for source-synchronous system and 300MHz clock rate for external memory interface
    Tyhach, J
    Wang, B
    Sung, CK
    Huang, J
    Nguyen, K
    Wang, XB
    Chong, Y
    Pan, P
    Kim, H
    Rangan, G
    Chang, TC
    Tan, J
    PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 431 - 434
  • [50] A 90-nm FPGA I/O buffer design with 1.6-Gb/s data rate for source-synchronous system and 300-MHz clock rate for external memory interface
    Tyhach, J
    Wang, B
    Sung, CK
    Huang, J
    Nguyen, K
    Wang, XB
    Chong, Y
    Pan, P
    Kim, H
    Rangan, G
    Chang, TC
    Tan, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (09) : 1829 - 1838
12345