A short history of flip chip and wafer level packaging

被引：0
|
作者：
机构：
来源：
Elenius, P. | 1600年 / IMAPS-International Microelectronics and Packaging Society卷 / 40期
关键词：
Cost effectiveness;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Fabrication of wafer level chip scale packaging for optoelectronic devices
    Kim, KL
    Faulkner, GE
    O'Brien, DC
    Edwards, DJ
    Lau, JH
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 1145 - 1147
  • [32] Tomorrows Packaging - Chip Scale Packaging vs Flip Chip
    Boustedt, K.
    Vardaman, E.J.
    Microelectronics International, 1997, 14 (03): : 31 - 32
  • [33] Substrates for flip Chip Packaging
    电子工业专用设备, 2006, (08) : 93 - 98
  • [34] A brief history of electroplating for bumping and wafer level packaging
    Huffman, A., 1600, IMAPS-International Microelectronics and Packaging Society (40):
  • [35] Development of Wafer Level Underfill Materials and Assembly Processes for Fine Pitch Pb-free Solder Flip Chip Packaging
    Nah, Jae-Woong
    Gaynes, Michael A.
    Feger, Claudius
    Katsurayama, Satoru
    Suzuki, Hiroshi
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1015 - 1022
  • [36] Wafer level surface mountable chip size packaging for MEMS and ICs
    Renard, S
    MICROMACHINED DEVICES AND COMPONENTS VI, 2000, 4176 : 236 - 241
  • [37] Wafer level chip stacked module by embedded IC packaging technology
    Chien, Chien-Wei
    Shen, Li-Cheng
    Chang, Tao-Chih
    Chang, Chin-Yao
    Leu, Fang-Jun
    Yang, Tsung-Fu
    Ko, Cheng-Ta
    Lee, Ching-Kuan
    Shu, Chao-Kai
    Lee, Yuan-Chang
    Shih, Ying-Ching
    2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 136 - 140
  • [38] Wafer level chip scale packaging (WL-CSP): An overview
    Garrou, P
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 198 - 205
  • [39] Back end process development for wafer level Chip Scale Packaging
    Chang, P
    Erhardt, R
    SMTA INTERNATIONAL PROCEEDINGS OF THE TECHNICAL PROGRAM, 1999, : 147 - 152
  • [40] Wafer level and flip chip design through solder prediction models and validation
    Li, L
    Yeung, BH
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (04): : 650 - 654
12345