Error analysis for ultra dense nanomagnet logic circuits

被引：0
|
作者：
机构：
[1] Shah, Faisal A.
[2] Csaba, Gyorgy
[3] Niemier, Michael T.
[4] Hu, Xiaobo S.
[5] Porod, Wolfgang
[6] Bernstein, Gary H.
来源：
Shah, Faisal A. (fshah@nd.edu) | 1600年 / American Institute of Physics Inc.卷 / 117期
关键词：
Magnets;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [11] An Ultra-Dense Irradiation Test Structure with a NAND/NOR Readout Chain for Characterizing Soft Error Rates of 14nm Combinational Logic Circuits
    Kumar, Saurabh
    Cho, Minki
    Everson, Luke
    Kim, Hoonki
    Tang, Qianying
    Mazanec, Paul
    Meinerzhagen, Pascal
    Malavasi, Andres
    Lake, Dan
    Tokunaga, Carlos
    Khellah, Muhammad
    Tschanz, James
    Borkar, Shekhar
    De, Vivek
    Kim, Chris H.
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [12] Virtual Clocking for NanoMagnet Logic
    Vacca, Marco
    Cairo, Fabrizio
    Turvani, Giovanna
    Riente, Fabrizio
    Zamboni, Maurizio
    Graziano, Mariagrazia
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2016, 15 (06) : 962 - 970
  • [13] Multilayer Nanomagnet Threshold Logic
    Zhou, Peng
    Gnoli, Luca
    Sadriwala, Mustafa M.
    Riente, Fabrizio
    Turvani, Giovanna
    Hassan, Naimul
    Hu, Xuan
    Vacca, Marco
    Friedman, Joseph S.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (04) : 1944 - 1949
  • [14] Logic-In-Memory: A NanoMagnet Logic Implementation
    Cofano, M.
    Santoro, G.
    Vacca, M.
    Pala, D.
    Causapruno, G.
    Cairo, F.
    Riente, F.
    Turvani, G.
    Roch, M. Ruo
    Zamboni, M.
    Graziano, M.
    2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 286 - 291
  • [15] Physically Secure Logic Locking With Nanomagnet Logic
    Edwards, Alexander J.
    Hassan, Naimul
    Arzate, Jared D.
    Chin, Alexander N.
    Bhattacharya, Dhritiman
    Shihab, Mustafa M.
    Zhou, Peng
    Hu, Xuan
    Atulasimha, Jayasimha
    Makris, Yiorgos
    Friedman, Joseph S.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (01) : 105 - 118
  • [16] Collaborative Error Control Method for Sequential Logic Circuits
    Yu, Qiaoyan
    Stock, Drew
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 785 - 788
  • [17] Probabilistic Maximum Error Modeling for Unreliable Logic Circuits
    Lingasubramanian, Karthikeyan
    Bhanja, Sanjukta
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 223 - 226
  • [18] Fast Error Aware Model for Arithmetic and Logic Circuits
    Zaynoun, Samy
    Khairy, Muhammad S.
    Eltawil, Ahmed M.
    Kurdahi, Fadi J.
    Khajeh, Amin
    2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 322 - 328
  • [19] Logic synthesis of multilevel circuits with concurrent error detection
    Touba, NA
    McCluskey, EJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (07) : 783 - 789
  • [20] Logic synthesis of multilevel circuits with concurrent error detection
    Stanford Univ, Stanford, United States
    IEEE Trans Comput Aided Des Integr Circuits Syst, 7 (783-789):
12345