共 50 条
- [42] Speed binning aware design methodology to improve profit under parameter variations* ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 712 - 717
- [45] Algorithm driven Power-Timing Optimization Methodology for CMOS Digital Circuits considering PVTA Variations 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
- [49] Autosynchronous Circuits Design Methodology PROCEEDINGS OF 19TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA 2009, 2009, : 215 - 218