Adaptive data compression on 3D Network-on-Chips

被引：0
|
作者：
He, Yuan [1 ]
Matsutani, Hiroki [2 ,3 ]
Sasaki, Hiroshi [2 ,4 ]
Nakamura, Hiroshi [2 ,5 ]
机构：
[1] Graduate School of Engineering, The University of Tokyo, Bunkyo, Tokyo,113-8656, Japan
[2] Graduate School of Information Science and Technology, The University of Tokyo, Bunkyo, Tokyo,113-8656, Japan
[3] Department of Information and Computer Science, Keio University, Japan
[4] Department of Advanced Information Technology, Kyushu University, Japan
[5] Department of Information Physics and Computing, The University of Tokyo, Japan
来源：
IPSJ Online Transactions | 2012年 / 5卷 / 2012期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Network-on-chip
引用
收藏
页码：13 / 20
相关论文
共 50 条
  • [31] An Efficient Method to Reliable Data Transmission in Network-on-Chips
    Patooghy, Ahmad
    Tabkhi, Hamed
    Miremadi, Seyed Ghassem
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 467 - 474
  • [32] Addressing a New Class of Reliability Threats in 3-D Network-on-Chips
    Taheri, Ebadollah
    Isakov, Mihailo
    Patooghy, Ahmad
    Kinsy, Michel A.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (07) : 1358 - 1371
  • [33] A Deadlock-Free and Adaptive Prime Perspective Turn Model for 3D-Mesh Based Network-on-Chips
    Sharma, Pradeep Kumar
    Mitra, Pinaki
    Biswas, Santosh
    ADVANCED NETWORK TECHNOLOGIES AND INTELLIGENT COMPUTING, ANTIC 2022, PT I, 2023, 1797 : 362 - 375
  • [34] DORR: A DOR-Based Non-Blocking Optical Router for 3D Photonic Network-on-Chips
    Fadhel, Meaad
    Gu, Huaxi
    Wei, Wenting
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2021, E104D (05): : 688 - 696
  • [35] 3D volume data compression based on adaptive wavelet
    Ke, Yongzhen
    Sun, Jizhou
    Zhang, Jiawan
    Li, Jiaming
    WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, 2006, : 794 - 794
  • [36] Distributed Memory Interface Synthesis for Network-on-Chips with 3D-Stacked DRAMs
    Chen, Yi-Jung
    Yang, Chi-Lin
    Chen, Jian-Jia
    2012 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2012, : 458 - 465
  • [37] Adaptive Allocation of Default Router Paths in Network-on-Chips for Latency Reduction
    Joseph, Jan Moritz
    Blochwitz, Chritopher
    Pionteck, Thilo
    2016 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2016), 2016, : 140 - 147
  • [38] A low overhead, fault tolerant and congestion aware routing algorithm for 3D mesh-based Network-on-Chips
    Jouybari, Hoda Naghibi
    Mohammadi, Karim
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (08) : 991 - 999
  • [39] An automated fault-tolerant route discovery with congestion control using TFRF model for 3D network-on-chips
    Tyagi, Sapna
    Agarwal, Amit
    Avasthi, Vinay
    Maheshwari, Piyush
    INTERNATIONAL JOURNAL OF COMMUNICATION NETWORKS AND DISTRIBUTED SYSTEMS, 2020, 24 (01) : 83 - 105
  • [40] An Approximate Communication Framework for Network-on-Chips
    Chen, Yuechen
    Louri, Ahmed
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (06) : 1434 - 1446
12345