Adaptive data compression on 3D Network-on-Chips

被引：0
|
作者：
He, Yuan [1 ]
Matsutani, Hiroki [2 ,3 ]
Sasaki, Hiroshi [2 ,4 ]
Nakamura, Hiroshi [2 ,5 ]
机构：
[1] Graduate School of Engineering, The University of Tokyo, Bunkyo, Tokyo,113-8656, Japan
[2] Graduate School of Information Science and Technology, The University of Tokyo, Bunkyo, Tokyo,113-8656, Japan
[3] Department of Information and Computer Science, Keio University, Japan
[4] Department of Advanced Information Technology, Kyushu University, Japan
[5] Department of Information Physics and Computing, The University of Tokyo, Japan
来源：
IPSJ Online Transactions | 2012年 / 5卷 / 2012期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Network-on-chip
引用
收藏
页码：13 / 20
相关论文
共 50 条
  • [1] Adaptive Bandwidth Router for 3D Network-on-Chips
    Friederich, Stephanie
    Lehmann, Niclas
    Becker, Juergen
    APPLIED RECONFIGURABLE COMPUTING, ARC 2016, 2016, : 352 - 360
  • [2] A Performance Enhanced Adaptive Routing Algorithm for 3D Network-on-Chips
    Zeng, Lian
    Pan, Tieyuan
    Jiang, Xin
    Watanabe, Takahiro
    TENCON 2015 - 2015 IEEE REGION 10 CONFERENCE, 2015,
  • [3] An Efficient Deadlock-Free Adaptive Routing Algorithm for 3D Network-on-Chips
    Dai, Jindun
    Jiang, Xin
    Li, Renjie
    Watanabe, Takahiro
    2017 IEEE 11TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2017), 2017, : 29 - 36
  • [4] A Survey on the Security of Wired, Wireless, and 3D Network-on-Chips
    Sarihi, Amin
    Patooghy, Ahmad
    Khalid, Ahmed
    Hasanzadeh, Mahdi
    Said, Mostafa
    Badawy, Abdel-Hameed A.
    IEEE ACCESS, 2021, 9 : 107625 - 107656
  • [5] Network-on-Chips for Future 3D Stacked Dies (Invited)
    Muck, Tiago
    2021 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PATHFINDING (SLIP 2021), 2021, : 59 - 59
  • [6] FasTest: A Concurrent Strategy to Test Components of 3D Network-on-Chips
    Hasanzadeh, Mahdi
    Taheri, Ebadollah
    Shafaei, Mansour
    Patooghy, Ahmad
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 65 - 68
  • [7] Deadlock-free adaptive 3D network-on-chips routing algorithm with repetitive turn concept
    Cai, Yuan
    Xiang, Dong
    Ji, Xiang
    IET COMMUNICATIONS, 2020, 14 (11) : 1784 - 1793
  • [8] System-level optimization of Network-on-Chips for heterogeneous 3D System-on-Chips
    Joseph, Jan Moritz
    Ermel, Dominik
    Bamberg, Lennart
    Garcia-Oritz, Alberto
    Pionteck, Thilo
    2019 IEEE 37TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2019), 2019, : 409 - 412
  • [9] ILP-Based Communication Reduction for Heterogeneous 3D Network-on-Chips
    Akturk, Ismail
    Ozturk, Ozcan
    PROCEEDINGS OF THE 2013 21ST EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2013, : 514 - 518
  • [10] Q-Learning-based Routing Algorithm for 3D Network-on-Chips
    Bolucu, Nurettin
    Tosun, Suleyman
    2021 24TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2021, : 33 - 36
12345