Study of high speed, high precision peak sample and hold circuit for nuclear pulse

被引:0
|
作者
Chen, Guo-Jie
Cao, Hui
Xie, Jia-Ning
Zeng, Ya-Guang
机构
关键词
D O I
暂无
中图分类号
学科分类号
摘要
A high performance peak sample and hold circuit is key to a high speed, high precision acquisition system for nuclear pulse. On the basis of semi-Gaussian waveform, the relation between the aperture time of the peak sample and hold circuit and the shaping time constant of nuclear pulse and the relation between the conversion time of ADC and the count rate of nuclear pulse were derived theoretically. According to these relations, the performances of several peak sample and hold circuits were analyzed, and some design principles of these circuits were also gave. Finally, the design of the peak holder for a measurement instrument of liquid level of Coke-cracking Tower based on dual-energy gamma-ray transmission by use of PKD01 IC is introduced.
引用
收藏
页码:1023 / 1026
相关论文
共 50 条
  • [41] A high speed, high resolution, low voltage current mode sample and hold
    Rajaee, O
    Bakhtiar, MS
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1417 - 1420
  • [42] High-speed CMOS Track/Hold circuit design
    Kobayashi, H
    Zin, MAM
    Kobayashi, K
    San, H
    Sato, H
    Ichimura, JI
    Onaya, Y
    Kurosawa, N
    Kimura, Y
    Yuminaka, Y
    Tanaka, K
    Myono, T
    Abe, F
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2001, 27 (1-2) : 161 - 170
  • [43] High-Speed CMOS Track/Hold Circuit Design
    Haruo Kobayashi
    Mohd Asmawi Mohamed Zin
    Kazuya Kobayashi
    Hao San
    Hiroyuki Sato
    Jun-Ichi Ichimura
    Yoshitaka Onaya
    Yuuichi Takahashi
    Naoki Kurosawa
    Yasuyuki Kimura
    Yasushi Yuminaka
    Kouji Tanaka
    Takao Myono
    Fuminori Abe
    Analog Integrated Circuits and Signal Processing, 2001, 27 : 161 - 170
  • [44] Study of the signal-to-noise ratio of a high-speed current-mode CMOS sample-and-hold circuit
    Chuo Univ, Tokyo, Japan
    IEICE Trans Fund Electron Commun Comput Sci, 10 (1986-1993):
  • [45] A study of the signal-to-noise ratio of a high-speed current-mode CMOS sample-and-hold circuit
    Sugimoto, Y
    Sekiya, M
    Iida, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (10) : 1986 - 1993
  • [46] A High Performance Track and Hold Circuit for High-Resolution High-Speed ADC
    Hua Cai and Ping Li School of Microelectronics and Solid-State Electronics
    JournalofElectronicScienceandTechnology, 2011, 9 (03) : 216 - 220
  • [47] A CMOS sample & hold for high-speed ADC's
    Brigati, S
    Maloberti, F
    Torelli, G
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, 1996, : 163 - 166
  • [48] High-speed CMOS sample-and-hold amplifier
    Wu, Ge
    Shi, Yin
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2000, 21 (09): : 843 - 848
  • [49] Peak sample- and- hold circuit for control and measurement
    SHILLAM NF
    1971, 25 (06): : 336 - 340
  • [50] SAMPLE-AND-HOLD DEVICE FOR HIGH-SPEED PROCESSES
    VALIN, PN
    ZUEV, AN
    KOZLOV, VY
    MALYGIN, LL
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1988, 31 (04) : 879 - 880