Silicon complementary metal-oxide-semiconductor field-effect transistors with dual work function gate

被引:0
|
作者
Na, Kee-Yeol [1 ]
Kim, Yeong-Seuk [1 ]
机构
[1] Dept. of Semiconductor Engineering, Chungbuk National University, Cheongju, Chungbuk 361-763, Korea, Republic of
关键词
This paper discusses silicon complementary metal-oxide-semieonductor (CMOS) field-effect transistors with dual work function gates (DWFG) to improve transconductance (gm) and drain conductance (gds) characteristics. For a n-channel metaloxide-semiconductor field-effect transistor (MOSFET) device; the polycrystalline silicon (poly-Si) gate on the source and drain side are doped p+ and n+; respectively and vice versa for a p-channel MOSFET. The work function difference in a poly-Si gate affects channel potential distribution and increases the lateral electric field inside the channel. The increased electric field inside the channel improves carrier drift velocity. Experimental results from the fabricated DWFG devices show improved gm and gds over conventional single work function gate devices. © 2006 The Japan Society of Applied Physics;
D O I
暂无
中图分类号
学科分类号
摘要
Journal article (JA)
引用
收藏
页码:9033 / 9036
相关论文
共 50 条