Multiple-valued logic approach to fuzzy controllers implementation

被引：0
|
作者：
Varshavsky, V. [1 ]
Marakhovsky, V. [1 ]
Levin, I. [2 ]
Saito, H. [1 ]
机构：
[1] The University of Aizu, Aizu-Wakamatsu City, Fukushima Prefecture 965-8580, Japan
[2] Tel Aviv University, Ramat Aviv, Tel Aviv 69978, Israel
来源：
WSEAS Transactions on Electronics | 2007年 / 4卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：109 / 133
相关论文
共 50 条
  • [21] MULTIPLE-VALUED LOGIC - INTRODUCTION AND OVERVIEW
    VRANESIC, ZG
    IEEE TRANSACTIONS ON COMPUTERS, 1977, 26 (12) : 1181 - 1182
  • [22] MULTIPLE-VALUED LOGIC MEMORY CIRCUIT
    CURRENT, KW
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 78 (03) : 547 - 555
  • [23] MULTIPLE-VALUED LOGIC - A TUTORIAL AND APPRECIATION
    SMITH, KC
    COMPUTER, 1988, 21 (04) : 17 - 27
  • [24] Multiple-valued logic as a programming language
    Bignall, RJ
    Spinks, M
    27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 227 - 232
  • [25] Ferroelectric multiple-valued logic units
    Lukyanchuk, Igor
    Zaitseva, Elena
    Levashenko, Vitaly
    Kvassay, Miroslav
    Kondovych, Svitlana
    Tikhonov, Yuri
    Baudry, Laurent
    Razumnaya, Anna
    FERROELECTRICS, 2019, 543 (01) : 213 - 221
  • [26] Implementation of multiple-valued flip-flips using pass transistor logic
    Babu, HH
    Zaber, MI
    Rahman, M
    Islam, R
    PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 603 - 606
  • [27] Posets of minors of functions in multiple-valued logic
    Lehtonen, Erkko
    Waldhauser, Tamas
    2017 IEEE 47TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2017), 2017, : 43 - 48
  • [28] EMPIRICAL PLAUSIBLE REASONING BY MULTIPLE-VALUED LOGIC
    BOTTONI, P
    MARI, L
    MUSSIO, P
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 521 : 279 - 285
  • [29] State assignment techniques in Multiple-Valued Logic
    Adams, KJ
    Campbell, JG
    Maguire, LP
    Webb, JAC
    1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 220 - 225
  • [30] A MINIMIZATION TECHNIQUE FOR MULTIPLE-VALUED LOGIC SYSTEMS
    ALLEN, CM
    GIVONE, DD
    IEEE TRANSACTIONS ON COMPUTERS, 1968, C 17 (02) : 182 - +
12345