2D threshold-voltage model for high-k gate-dielectric MOSFETs

被引：0
|
作者：
Department of Electronic Science and Technology, Huazhong University of Science and Technology, Wuhan 430074, China [1 ]
不详 [2 ]
机构：
来源：
Pan Tao Ti Hsueh Pao | 2006年 / 10卷 / 1725-1731期
关键词：
14;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Two Dimensional Model for Threshold Voltage Roll-off of Short Channel High-k Gate-Stack Double-Gate (DG) MOSFETs
    Goel, Ekta
    Kumar, Sanjay
    Rawat, Gopal
    Kumar, Mirgender
    Dubey, Sarvesh
    Jit, S.
    PHYSICS OF SEMICONDUCTOR DEVICES, 2014, : 193 - 196
  • [42] Modeling of charge trapping induced threshold-voltage instability in high-κ gate dielectric FETs
    Liu, Yang
    Shanware, Ajit
    Colombo, Luigi
    Dutton, Robert
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (06) : 489 - 491
  • [43] Comparison of the threshold-voltage stability of SiC MOSFETs with thermally grown and deposited gate oxides
    Grieb, M.
    Noborio, M.
    Peters, D.
    Bauer, A. J.
    Friedrichs, P.
    Kimoto, T.
    Ryssel, H.
    SILICON CARBIDE AND RELATED MATERIALS 2009, PTS 1 AND 2, 2010, 645-648 : 681 - +
  • [44] Single-electron emission of traps in HfSiON as high-k gate dielectric for MOSFETs
    Chan, CT
    Tang, CJ
    Kuo, CH
    Ma, HC
    Tsai, CW
    Wang, HCH
    Chi, MH
    Wang, T
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 41 - 44
  • [45] Finite element simulation of 2D quantum effects in ultra short channel MOSFETs with high-K dielectric gates
    Poncet, A
    Vergnet, B
    Mouis, M
    SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2001, 2001, : 86 - 89
  • [46] Effect of High-k Material on Gate Threshold Voltage for Double-Gate Tunnel FET
    Li, Yuchen
    Zhang, Heming
    Hu, Huiyong
    Zhang, Yuming
    Wang, Bin
    Zhou, Chunyu
    Lou, Yongle
    APPLIED MECHANICS AND MATERIALS I, PTS 1-3, 2013, 275-277 : 1984 - 1987
  • [47] Inversion mobility and gate leakage in high-k/metal gate MOSFETs
    Kotlyar, R
    Giles, MD
    Matagne, P
    Obradovic, B
    Shrifen, L
    Stettler, M
    Wang, E
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 391 - 394
  • [48] Dipole model explaining high-k/metal gate field effect transistor threshold voltage tuning
    Kirsch, P. D.
    Sivasubramani, P.
    Huang, J.
    Young, C. D.
    Quevedo-Lopez, M. A.
    Wen, H. C.
    Alshareef, H.
    Choi, K.
    Park, C. S.
    Freeman, K.
    Hussain, M. M.
    Bersuker, G.
    Harris, H. R.
    Majhi, P.
    Choi, R.
    Lysaght, P.
    Lee, B. H.
    Tseng, H. -H.
    Jammy, R.
    Boescke, T. S.
    Lichtenwalner, D. J.
    Jur, J. S.
    Kingon, A. I.
    APPLIED PHYSICS LETTERS, 2008, 92 (09)
  • [49] Process-Induced-Strain Maximization of Nano-scale Silicon-on-Sapphire High-k Gate-Dielectric MOSFETs by Adjusting Device Aspect Ratio
    Chatterjee, Sulagna
    2014 IEEE 2ND INTERNATIONAL CONFERENCE ON EMERGING ELECTRONICS (ICEE), 2014,
  • [50] Improvement of metal gate/high-k dielectric CMOSFETs characteristics by atomic layer etching of high-k gate dielectric
    Min, K. S.
    Park, C.
    Kang, C. Y.
    Park, C. S.
    Park, B. J.
    Kim, Y. W.
    Lee, B. H.
    Lee, Jack C.
    Bersuker, G.
    Kirsch, P.
    Jammy, R.
    Yeom, G. Y.
    SOLID-STATE ELECTRONICS, 2013, 82 : 82 - 85
12345