VLSI design of an efficient reconfigurable FFT processor and its application

被引：0
|
作者：
Xiao, Hao [1 ]
Xiang, Bo [1 ]
Chen, Yun [1 ]
Zeng, Xiaoyang [1 ]
机构：
[1] Slate Key Laboratory of ASIC and System, Fudan University, Shanghai 201203, China
来源：
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics | 2009年 / 21卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
11
引用
收藏
页码：209 / 213
相关论文
共 50 条
  • [21] Design of reconfigurable array processor for multimedia application
    Zhu Yun
    Lin Jiang
    Shuai Wang
    Xingjie Huang
    Hui Song
    Xueting Li
    Multimedia Tools and Applications, 2018, 77 : 3639 - 3657
  • [22] Design of reconfigurable array processor for multimedia application
    Yun, Zhu
    Jiang, Lin
    Wang, Shuai
    Huang, Xingjie
    Song, Hui
    Li, Xueting
    MULTIMEDIA TOOLS AND APPLICATIONS, 2018, 77 (03) : 3639 - 3657
  • [23] Design and Optimization on Reconfigurable Butterfly Core for a Real-Time FFT Processor
    Liu, Zhizhe
    Zhong, Shunan
    Chen, Yueyang
    Chu, Weinan
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 847 - 850
  • [24] The Design of a Reconfigurable Continuous-Flow Mixed-Radix FFT Processor
    Jacobson, Anthony T.
    Truong, Dean N.
    Baas, Bevan M.
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1133 - 1136
  • [25] An ultra-long FFT architecture implemented in a reconfigurable application specified processor
    Han, Feng
    Li, Li
    Wang, Kun
    Feng, Fan
    Pan, Hongbing
    Zhang, Baoning
    He, Guoqiang
    Lin, Jun
    IEICE ELECTRONICS EXPRESS, 2016, 13 (13):
  • [26] Efficient Memory-Addressing Algorithms for FFT Processor Design
    Luo, Hsin-Fu
    Liu, Yi-Jun
    Shieh, Ming-Der
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (10) : 2162 - 2172
  • [27] A VLSI ARRAY PROCESSOR FOR 16-POINT FFT
    LEE, MK
    SHIN, KW
    LEE, JK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (09) : 1286 - 1292
  • [28] FFT BASED VLSI DIGITAL ARRAY SIGNAL PROCESSOR
    ROBERTS, P
    MAGOTRA, N
    IEEE INTERNATIONAL CONFERENCE ON SYSTEMS ENGINEERING ///, 1989, : 285 - 288
  • [29] VLSI architecture of a high performance parallel FFT processor
    Wan, HX
    Gao, ZB
    Chen, H
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 8, 2005, : 472 - 478
  • [30] DESIGN OF RECONFIGURABLE FAULT-TOLERANT VLSI WSI PROCESSOR ARRAY STRUCTURES
    NOORE, A
    NARIMAN, H
    MANZOUL, MA
    MICROELECTRONICS AND RELIABILITY, 1991, 31 (2-3): : 481 - 489
12345