Design of application specific instruction-set processors directed by configuration stream driven computing architecture

被引：0
|
作者：
School of Computer Science, National University of Defense Technology, Changsha 410073, China [1 ]
机构：
来源：
Jisuanji Yanjiu yu Fazhan | 2007年 / 4卷 / 714-721期
关键词：
11;
D O I：
10.1360/crad20070424
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] HMP-ASIPs: heterogeneous multi-pipeline application-specific instruction-set processors
    Radhakrishnan, S.
    Guo, H.
    Parameswaran, S.
    Ignjatovic, A.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2009, 3 (01): : 94 - 108
  • [22] Real-Time Computation of Local Neighborhood Functions in Application-Specific Instruction-Set Processors
    Aubertin, Philippe
    Langlois, J. M. Pierre
    Savaria, Yvon
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (11) : 2031 - 2043
  • [23] A high quality compiler tool for application-specific instruction-set processors with library and parallel supports
    Benbin Chen
    Chung-Ta King
    Xiaochao Li
    Donghui Guo
    Multimedia Tools and Applications, 2017, 76 : 5905 - 5926
  • [24] Regression Test Suites Optimization for Application-specific Instruction-set Processors and Their Use for Dependability Analysis
    Zachariasova, Marcela
    Kotasek, Zdenek
    Kekelyova-Belesova, Michaela
    19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), 2016, : 380 - 387
  • [25] Energy optimization of Application-Specific Instruction-Set Processors by using hardware accelerators in semicustom ICs technology
    Meyer-Baese, Uwe
    Botella, Guillermo
    Mookherjee, Soumak
    Castillo, Encarnacion
    Garcia, Antonio
    MICROPROCESSORS AND MICROSYSTEMS, 2012, 36 (02) : 127 - 137
  • [26] A power-driven multiplication instruction-set design method for ASIPs
    Kuo, WA
    Hwang, TT
    Wu, ACH
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (01) : 81 - 85
  • [27] A novel application-specific instruction-set processor design approach for video processing acceleration
    Mbaye, Mame Maria
    Belanger, Normand
    Savaria, Yvon
    Pierre, Samuel
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2007, 47 (03): : 297 - 315
  • [28] ISA Customization for application Specific Instruction Set Processors
    Singh, Mahendra Pratap
    Jain, Manoj Kumar
    2015 INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING (ICPC), 2015,
  • [29] A power-driven multiplication instruction-set design method for ASIPs
    Kuo, WA
    Hwang, T
    Wu, ACH
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3311 - 3314
  • [30] A Novel Application-specific Instruction-set Processor Design Approach for Video Processing Acceleration
    Mame Maria Mbaye
    Normand Bélanger
    Yvon Savaria
    Samuel Pierre
    The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2007, 47 : 297 - 315
12345