Design of application specific instruction-set processors directed by configuration stream driven computing architecture

被引:0
|
作者
School of Computer Science, National University of Defense Technology, Changsha 410073, China [1 ]
机构
来源
Jisuanji Yanjiu yu Fazhan | 2007年 / 4卷 / 714-721期
关键词
11;
D O I
10.1360/crad20070424
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [1] Automatic generation of application specific instruction-set processors directed by transport triggered architecture
    School of Computer Science, National University of Defense Technology, Changsha 410073, China
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao, 2006, 10 (1491-1496):
  • [2] Parallel Memory Architecture for Application-Specific Instruction-Set Processors
    Teemu Pitkänen
    Jarno K. Tanskanen
    Risto Mäkinen
    Jarmo Takala
    Journal of Signal Processing Systems, 2009, 57 : 21 - 32
  • [3] Parallel Memory Architecture for Application-Specific Instruction-Set Processors
    Pitkanen, Teemu
    Tanskanen, Jarno K.
    Makinen, Risto
    Takala, Jarmo
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (01): : 21 - 32
  • [4] A Study on Instruction-set Selection using Multi-application based Application Specific Instruction-set Processors
    Ragel, Roshan G.
    Radhakrishnan, Swarnalatha
    Ambrose, Jude Angelo
    Parameswaran, Sri
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 7 - 12
  • [5] Application Specific Instruction-Set Processors for Machine Learning Applications
    Ali, Muhammad
    Goehringer, Diana
    2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 274 - 277
  • [6] Codesign toolset for application-specific instruction-set processors
    Jaaskelainen, Pekka
    Guzma, Vladimir
    Cilio, Andrea
    Pitkanen, Teemu
    Takala, Jarmo
    MULTIMEDIA ON MOBILE DEVICES 2007, 2007, 6507
  • [7] Loop Acceleration and Instruction Repeat Support for Application Specific Instruction-set Processors
    Wu, Zhenzhi
    Liu, Dake
    Li, Xiaoyang
    2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 251 - 256
  • [8] An Efficient Method for Energy Estimation of Application Specific Instruction-set Processors
    Jordans, Roel
    Corvino, Rosilde
    Jozwiak, Lech
    Corporaal, Henk
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 471 - 474
  • [9] Design of architecture and instruction-set of RASIP for SDR
    Raju, K. Solomon
    Kartikeyan, M. V.
    Joshi, R. C.
    Shekhar, Chandra
    2006 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, VOLS 1 AND 2, 2007, : 480 - +
  • [10] Fine-Grained Checkpoint Recovery for Application-Specific Instruction-Set Processors
    Li, Tuo
    Shafique, Muhammad
    Ambrose, Jude Angelo
    Henkel, Joerg
    Parameswaran, Sri
    IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (04) : 647 - 660