共 50 条
- [1] Automatic generation of application specific instruction-set processors directed by transport triggered architecture Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao, 2006, 10 (1491-1496):
- [2] Parallel Memory Architecture for Application-Specific Instruction-Set Processors Journal of Signal Processing Systems, 2009, 57 : 21 - 32
- [3] Parallel Memory Architecture for Application-Specific Instruction-Set Processors JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (01): : 21 - 32
- [4] A Study on Instruction-set Selection using Multi-application based Application Specific Instruction-set Processors 2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 7 - 12
- [5] Application Specific Instruction-Set Processors for Machine Learning Applications 2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 274 - 277
- [6] Codesign toolset for application-specific instruction-set processors MULTIMEDIA ON MOBILE DEVICES 2007, 2007, 6507
- [7] Loop Acceleration and Instruction Repeat Support for Application Specific Instruction-set Processors 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 251 - 256
- [8] An Efficient Method for Energy Estimation of Application Specific Instruction-set Processors 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 471 - 474
- [9] Design of architecture and instruction-set of RASIP for SDR 2006 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, VOLS 1 AND 2, 2007, : 480 - +