Flash memory device with 'I' shape floating gate for sub-70 nm NAND flash memory

被引：0
|
作者：
Jung, Sang-Goo [1 ]
Lee, Jong-Ho [1 ]
机构：
[1] School of Electrical Engineering and Computer Science, Kyungpook National University, Sankyuk-Dong, Buk-Gu, Daegu 702-701, Korea, Republic of
来源：
Japanese Journal of Applied Physics, Part 2: Letters | 2006年 / 45卷 / 42-45期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Journal article (JA)
引用
收藏
相关论文
共 50 条
  • [21] Design of NAND Flash Memory Device by the Fringing Field from a Control Gate
    Kim, Young Min
    Park, Ki-Heung
    Han, Kyoung-Rok
    Choi, Byung-Kil
    Jung, Sang-Goo
    Lee, Jong-Ho
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2008, 53 (06) : 3411 - 3415
  • [22] A 90nm Floating Gate "B4-Flash" Memory Technology - Breakthrough of the Gate Length Limitation on NOR Flash Memory -
    Ogura, T.
    Mihara, M.
    Kawajiri, Y.
    Kobayashi, K.
    Shimizu, S.
    Shukuri, S.
    Ajika, N.
    Nakashima, M.
    2009 IEEE INTERNATIONAL MEMORY WORKSHOP, 2009, : 53 - 54
  • [23] A Novel Body-Tied Fin Field Effect Transistor Flash Memory Structure with λ-Shaped Floating Gate for Sub 45 nm NOR Flash Memory
    Cai, Yimao
    Song, Yun Heub
    Kwon, Wook Hyun
    Jang, Younggoan
    Ryu, Wonhyeng
    Shin, Joongshik
    Park, Chan-Kwang
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (08) : 6304 - 6306
  • [24] RTS Noise Reduction of 1Y-nm Floating Gate NAND Flash Memory Using Process Optimization
    Kim, Sungho
    Lee, Myeongwon
    Choi, Gil-Bok
    Lee, Jaekwan
    Lee, Yunbong
    Cho, Myoungkwan
    Ahn, Kun-Ok
    Kim, Jinwoong
    2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,
  • [25] Scaling Challenges of NAND Flash Memory and Hybrid Memory System with Storage Class Memory & NAND flash memory
    Takeuchi, Ken
    2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
  • [26] A 70 nm 16 Gb 16-level-cell NAND flash memory
    Shibata, Noboru
    Maejima, Hiroshi
    Isobe, Katsuaki
    Iwasa, Kiyoaki
    Nakagawa, Mihio
    Fujiu, Masaki
    Shimizu, Takahiro
    Honma, Mitsuaki
    Hoshi, Satoru
    Kawaai, Toshimasa
    Kanebako, Kazunori
    Yoshikawa, Susumu
    Tabata, Hideyuki
    Inoue, Atsushi
    Takahashi, Toshiyuki
    Shano, Toshifumi
    Komatsu, Yukio
    Nagaba, Katsushi
    Kosakai, Mitsuhiko
    Motohashi, Noriaki
    Kanazawa, Kazuhisa
    Imamiya, Kenichi
    Nakai, Hiroto
    Lasser, Menahem
    Murin, Mark
    Meir, Avraham
    Eyal, Arik
    Shlick, Mark
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) : 929 - 937
  • [27] Flash memory: a 32Mbit NAND device
    Carson, Rob
    Electronic Engineering (London), 1995, 67 (822): : 85 - 86
  • [28] Modelling of the Threshold Voltage Distributions of Sub-20nm NAND Flash Memory
    Parnell, Thomas
    Papandreou, Nikolaos
    Mittelholzer, Thomas
    Pozidis, Haralampos
    2014 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM 2014), 2014, : 2351 - 2356
  • [29] Data retention characteristics of sub-100 nm NAND flash memory cells
    Lee, JD
    Choi, JH
    Park, D
    Kim, K
    IEEE ELECTRON DEVICE LETTERS, 2003, 24 (12) : 748 - 750
  • [30] Threshold Voltage Fluctuation by Random Telegraph Noise in Floating Gate NAND Flash Memory String
    Joe, Sung-Min
    Yi, Jeong-Hyong
    Park, Sung-Kye
    Shin, Hyungcheol
    Park, Byung-Gook
    Park, Young June
    Lee, Jong-Ho
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (01) : 67 - 73
12345