Design of low-power 24 GHz CMOS low noise amplifier

被引:1
|
作者
Noh S.-H. [1 ]
Ryu J.-Y. [2 ]
机构
[1] Department of Electronics Engineering, Andong National University
[2] Department of Information and Communications Engineering, Pukyong National University
关键词
24; GHz; Automotive radar; LNA (Low Noise Amplifier); Low-power; RF CMOS;
D O I
10.5302/J.ICROS.2021.21.0133
中图分类号
学科分类号
摘要
In this paper, we present a low-power 24 GHz CMOS LNA (Low Noise Amplifier) for automotive collision avoidance radar. The proposed circuit was fabricated using the 65-nm RF CMOS technology and powered by a 1.2 V supply. To decrease the power consumption and increase the voltage gain, a cascode scheme was implemented in this circuit, and it was optimized to decrease the noise figure. Compared to the recently reported LNA, our proposed LNA showed the lowest power consumption and noise figure of 4.59 mW and 2.98 dB, respectively, with a high voltage gain of 24.3 dB. Additionally, it was designed with the smallest chip area of 0.6×0.6 mm2 and a core cell of 0.31×0.35 mm2 without pads. © ICROS 2021.
引用
收藏
页码:919 / 924
页数:5
相关论文
共 50 条
  • [31] A 2.4 GHz ultra low power subthreshold CMOS low-noise amplifier
    Meng, Lim Kok
    Yong, Ng Choon
    Yeo, Kiat Seng
    Anh, Do Manh
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2007, 49 (04) : 743 - 744
  • [32] Poster: Design Consideration of 60 GHz Low Power Low-noise Amplifier in 65 nm CMOS
    Chen, Zhe
    Gao, Hao
    van Dommele, Rainier
    Milosevic, Dusan
    Baltus, Peter G. M.
    2016 IEEE SYMPOSIUM ON COMMUNICATIONS AND VEHICULAR TECHNOLOGY IN THE BENELUX (SCVT), 2016,
  • [33] A Low-Power and Low-Noise 4-12 GHz Buck CMOS Low-Noise Amplifier with Current-Reused Technique
    Liu, Jian
    Li, Li
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2025, 55 (01):
  • [34] 24 GHz low-noise amplifier in 0.18 μm CMOS technology
    Yu, KW
    Lu, YL
    Huang, D
    Chang, DC
    Liang, V
    Chang, MF
    ELECTRONICS LETTERS, 2003, 39 (22) : 1559 - 1560
  • [35] Design of low-noise, low-power consumption CMOS CPPLL
    Wang, Hongkui
    Yuan, Xiaoyun
    Zhang, Ruizhi
    Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2004, 24 (01): : 81 - 85
  • [36] Design of 1 GHz 0.5 μm CMOS low noise amplifier
    Yao, Fei
    Cheng, Buwen
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2004, 25 (10): : 1291 - 1295
  • [37] HIGHLY LINEAR AND LOW-POWER CMOS LOW-NOISE AMPLIFIER FOR UWB RECEIVERS
    Liu, Jian
    Wang, Chunhua
    ELECTRONICS WORLD, 2014, 120 (1933): : 16 - 23
  • [38] A Low-Power CMOS Low-Noise Amplifier for Ultra-Wideband Applications
    Chang, Chun-Tuan
    Wang, Sen
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [39] Design of a new low-power 2.4 GHz CMOS LNA
    Kwon, I
    Shin, H
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 40 (01) : 4 - 7
  • [40] A 5 GHZ low-power, high-linearity low-noise amplifier in a digital 0.35 μm CMOS process
    Fairbanks, JS
    Larson, LE
    BOSTON 2003 RADIO & WIRELESS RAWCON CONFERENCE, PROCEEDINGS, 2003, : 365 - 368