A single/double precision floating-point multiplier design for multimedia applications

被引：0
|
作者：
Mersin University, Engineering Faculty, Department of Computer Science, 33342, Mersin, Turkey [1 ]
不详 [2 ]
机构：
来源：
Istanb. Univ. J. Electr. Electron. Eng. | 2009年 / 1卷 / 827-831期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] A Novel Single/Double Precision Normalized IEEE 754 Floating-Point Adder/Subtracter
    Mathis, Brett
    Stine, James E.
    2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 279 - 284
  • [32] An efficient multi-format low-precision floating-point multiplier
    Kermani, Hadis Ahmadpour
    Zarandi, Azadeh Alsadat Emrani
    SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2024, 41
  • [33] Multi-precision binary multiplier architecture for multi-precision floating-point multiplication
    Tomar, Geetam Singh
    George, Marcus Llyode
    Tomar, Abhineet Singh
    IET CIRCUITS DEVICES & SYSTEMS, 2021, 15 (05) : 455 - 464
  • [34] An analysis of the double-precision floating-point FFT on FPGAs
    Hemmert, KS
    Underwood, KD
    FCCM 2005: 13TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2005, : 171 - 180
  • [35] HEAP: A Heterogeneous Approximate Floating-Point Multiplier for Error Tolerant Applications
    Guesmi, Amira
    Alouani, Ihsen
    Baklouti, Mouna
    Frikha, Tarek
    Abid, Mohamed
    Rivenq, Atika
    PROCEEDINGS OF THE 30TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING (RSP'19): SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2019, : 36 - 42
  • [36] A Coprocessor for Double-Precision Floating-Point Matrix Multiplication
    Jia X.
    Wu G.
    Xie X.
    Wu D.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2019, 56 (02): : 410 - 420
  • [37] A VLSI Implementation of Double Precision Floating-Point Logarithmic Function
    Hao, Liu
    Wang Ming-Jiang
    Chen Mo-Ran
    Ming, Liu
    2019 IEEE 4TH INTERNATIONAL CONFERENCE ON SIGNAL AND IMAGE PROCESSING (ICSIP 2019), 2019, : 345 - 349
  • [38] Design of a hardware-efficient floating-point multiplier with dynamic segmentation
    Tegazzini, Luca
    Di Meo, Gennaro
    De Caro, Davide
    Strollo, Antonio G. M.
    2024 19TH CONFERENCE ON PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIME 2024, 2024,
  • [39] Precision modeling of floating-point applications for variable bitwidth computing
    Zhao, ZH
    Leeser, M
    ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, : 208 - 214
  • [40] DLX gold: Design and implementation of a DLX microprocessor with single precision Floating-Point operations
    Aguilar, John Edrian H.
    Reas, Rosario M.
    Villangca, John Benedict B.
    Villangca, B.
    Ballesil, Anastacia P.
    Reyes, Joy Alinda P.
    TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 1272 - 1275
12345