Model checking and verification of the Internet Payment System with SPIN

被引:5
|
作者
Zhang, Wei [1 ]
Ma, Wen-ke [1 ]
Shi, Hui-ling [1 ]
Zhu, Fu-qiang [1 ]
机构
[1] Shandong Provincial Key Laboratory of Computer Network, Shandong Computer Science Center, Jinan, China
关键词
D O I
10.4304/jsw.7.9.1941-1949
中图分类号
学科分类号
摘要
引用
收藏
页码:1941 / 1949
相关论文
共 50 条
  • [41] Modeling and model checking mobile phone payment systems
    Kempster, T
    Stirling, C
    FORMAL TECHNIQUES FOR NETWORKED AND DISTRIBUTED SYSTEMS - FORTE 2003, 2003, 2767 : 95 - 110
  • [42] Verification of a logically controlled, solids transport system using symbolic model checking
    Probst, ST
    Powers, GJ
    Long, DE
    Moon, I
    COMPUTERS & CHEMICAL ENGINEERING, 1997, 21 (04) : 417 - 429
  • [43] Verification of Safety for Synchronous-Reactive System Using Bounded Model Checking
    Zhang, Xiaozhen
    Yang, Zhaoming
    Kong, Hui
    Kong, Weiqiang
    INTERNATIONAL JOURNAL OF SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, 2023, 33 (06) : 885 - 932
  • [44] Verification of a logically controlled, solids transport system using symbolic model checking
    Probst, S.T.
    Powers, G.J.
    Long, D.E.
    Moon, I.
    Computers and Chemical Engineering, 1997, 21 (04): : 417 - 429
  • [45] Petri Net and Probabilistic Model Checking Based Approach for the Modelling, Simulation and Verification of Internet Worm Propagation
    Razzaq, Misbah
    Ahmad, Jamil
    PLOS ONE, 2015, 10 (12):
  • [46] The implementation of an improved fingerprint payment verification system
    Kim, Woong-Sik
    Yoo, Weon-Hee
    KNOWLEDGE-BASED INTELLIGENT INFORMATION AND ENGINEERING SYSTEMS, PT 1, PROCEEDINGS, 2006, 4251 : 898 - 905
  • [47] From model checking to equilibrium checking: Reactive modules for rational verification
    Gutierrez, Julian
    Harrenstein, Paul
    Wooldridge, Michael
    ARTIFICIAL INTELLIGENCE, 2017, 248 : 123 - 157
  • [48] Enhancing model checking in verification by AI techniques
    Buccafurri, Francesco
    Eiter, Thomas
    Gottlob, Georg
    Leone, Nicola
    Artificial Intelligence, 1999, 112 (01): : 57 - 104
  • [49] Model checking: Formal verification at a higher level
    Kurshan, B
    DePalma, G
    COMPUTER DESIGN, 1996, 35 (09): : 72 - 73
  • [50] Verification of a DSP IP cores by model checking
    Nguyen, HN
    Koumou, P
    Candaele, B
    Sarlotte, M
    Antoine, C
    Emeriau, S
    SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 121 - 124