Ge epitaxy on Si: An enabling high-performance CMOS platform

被引:0
|
作者
ASM America, Phoenix, AZ [1 ]
不详 [2 ]
机构
来源
Semicond Int | 2006年 / 11卷 / 67-70期
关键词
Carrier concentration - CMOS integrated circuits - Electric conductivity - Electric insulators - Epitaxial growth - Hafnium compounds - Silicon - Silicon wafers;
D O I
暂无
中图分类号
学科分类号
摘要
The standard silicon epitaxy reactors are equipped with germanium to fabricate germanium on silicon (GOS) wafers in the strain engineering CMOS manufacturing technology. Layer transfer technology is used in high-performance manufacturing of Silicon on Insulator (SOI) wafers and are used to produce germanium on insulator (GOI) wafers when silicon wafers do not inhibit the targeted applications. The introduction of n-type and p-type conductivity is used in the fabrication of CMOS devices and high carrier concentration in achieved to activate dopant atoms and reduce implantation-induced defects. An automatically flat surface for an excellent CMOS device performance is provides high-quality gate oxides. The high-quality interface layer obtained by depositing HfO2by atomic layer deposition (ALD) method showed that the drive current for germanium PMOS transistor is higher than unstrained silicon made by selective epitaxy of SiGe.
引用
收藏
相关论文
共 50 条
  • [31] Ge/Si nanowire heterostructures as high-performance field-effect transistors
    Jie Xiang
    Wei Lu
    Yongjie Hu
    Yue Wu
    Hao Yan
    Charles M. Lieber
    Nature, 2006, 441 : 489 - 493
  • [32] HIGH-PERFORMANCE SOI-CMOS TRANSISTORS IN OXYGEN-IMPLANTED SILICON WITHOUT EPITAXY
    DAVIS, JR
    REESON, KJ
    HEMMENT, PLF
    MARSH, CD
    IEEE ELECTRON DEVICE LETTERS, 1987, 8 (07) : 291 - 293
  • [33] Prospective and critical issues of III-V/Ge CMOS on Si platform
    Takagi, S.
    Takenaka, M.
    DIELECTRICS IN NANOSYSTEMS -AND- GRAPHENE, GE/III-V, NANOWIRES AND EMERGING MATERIALS FOR POST-CMOS APPLICATIONS 3, 2011, 35 (03): : 279 - 298
  • [34] High-Performance Back-Illuminated Ge0.92Sn0.08/Ge Multiple-Quantum-Well Photodetector on Si Platform For SWIR Detection
    Wu, Shaoteng
    Xu, Shengqiang
    Zhou, Hao
    Jin, Yuhao
    Chen, Qimiao
    Huang, Yi-Chiau
    Zhang, Lin
    Gong, Xiao
    Tan, Chuan Seng
    IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2022, 28 (02)
  • [35] High-performance, tensile-strained Ge p-i-n photodetectors on a Si platform -: art. no. 103501
    Liu, JF
    Michel, J
    Giziewicz, W
    Pan, D
    Wada, K
    Cannon, DD
    Jongthammanurak, S
    Danielson, DT
    Kimerling, LC
    Chen, J
    Ilday, FÖ
    Kärtner, FX
    Yasaitis, J
    APPLIED PHYSICS LETTERS, 2005, 87 (10)
  • [36] A high-performance multibit ΔΣ CMOS ADC
    Geerts, Y
    Steyaert, MSJ
    Sansen, W
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (12) : 1829 - 1840
  • [37] High-performance CMOS voltage follower
    Universita' Di Catania, Catania, Italy
    Proc IEEE Int Conf Electron Circuits Syst, (21-24):
  • [38] Enabling the P2P JXTA platform for high-performance networking grid infrastructures
    Antoniu, G
    Jan, M
    Noblet, DA
    HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, 2005, 3726 : 429 - 439
  • [39] A High-Performance CMOS Modified Amplifier
    Dadashi, Ali
    Berg, Yngvar
    Mirmotahari, Omid
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS - 20TH IEEE ISCE, 2016, : 111 - 112
  • [40] NCMOS - A HIGH-PERFORMANCE CMOS LOGIC
    KUMAR, R
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (05) : 631 - 633